Control circuit, monitoring system, electronic equipment, sensor and chip

By designing calibration modules, conversion modules and control modules in the voltage-to-time conversion circuit, the sensitivity problem of transistors under different conditions is solved, and more stable and accurate circuit performance is achieved.

CN120049887APending Publication Date: 2025-05-27BEIJING X RING TECHNOLOGY CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202510128875.8
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-01-27
Publication Date
2025-05-27

AI Technical Summary

Technical Problem

Transistors in traditional voltage-to-time conversion circuits have great process, voltage and temperature sensitivity, resulting in significant changes in circuit performance under different process conditions, power supply voltage and operating temperature.

Method used

A control circuit is designed, including a calibration module, a conversion module and a control module. The calibration module is used to determine the gain value of the conversion module. The conversion module converts the input voltage into a time signal. The control module determines the value of the target monitoring parameter based on the gain value and the time signal.

Benefits of technology

By determining the gain value of the conversion module, the gain error caused by different processes, power supply voltages and temperatures is eliminated, and the stability and accuracy of circuit performance are improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120049887A_ABST
    Figure CN120049887A_ABST
Patent Text Reader

Abstract

The invention provides a control circuit, a monitoring system, electronic equipment, a sensor and a chip, and relates to the technical field of voltage time conversion. The system comprises a calibration module, a conversion module and a control module, wherein the calibration module is used for determining a gain value corresponding to the conversion module; the conversion module is used for converting the obtained first voltage into a first time signal, and the first voltage is obtained based on a target monitoring parameter; and the control module is used for determining the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the first time signal. Therefore, the control circuit can determine the gain value corresponding to the conversion module, and further can accurately determine the value of the target detection parameter according to the gain value, thereby eliminating gain errors caused by different processes, power supply voltages and temperatures, and improving the circuit performance.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present disclosure relates to the technical field of voltage-time conversion, and particularly relates to a control circuit, a monitoring system, an electronic device, a sensor, and a chip. Background Art

[0002] The working principle of a traditional voltage-to-time conversion circuit is to utilize the saturation current characteristic of a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). Different input voltages will generate different currents, and then the current is used to charge or discharge a capacitor until the state of the output time signal is flipped, thereby realizing the conversion from voltage to time.

[0003] However, the transistors in this circuit have high Process, Voltage, Temperature-insensitive (PVT) sensitivity, and the performance of the circuit may change significantly under different process conditions, different supply voltages, or different operating temperatures. Summary of the Invention

[0004] The present disclosure aims to solve at least one of the technical problems in the related art to some extent.

[0005] A first aspect embodiment of the present disclosure provides a control circuit, including: a calibration module, a conversion module, and a control module;

[0006] Wherein, the calibration module is configured to determine the gain value corresponding to the conversion module;

[0007] The conversion module is configured to convert the obtained first voltage into a first time signal, where the first voltage is obtained based on a target monitoring parameter;

[0008] The control module is configured to determine the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the time signal.

[0009] A second aspect embodiment of the present disclosure provides a monitoring system, including: a monitoring circuit and the control circuit provided in the second aspect embodiment;

[0010] The monitoring circuit is configured to output the voltage generated based on the monitoring data to the control circuit;

[0011] The control circuit is configured to convert the voltage output by the monitoring circuit into a time signal, and determine the value of the monitoring data based on the time signal.

[0012] The third aspect embodiment of the present disclosure provides an electronic device, including a control circuit as shown in the first aspect embodiment.

[0013] The fourth aspect embodiment of the present disclosure provides a sensor, characterized by including a control circuit as shown in the first aspect embodiment.

[0014] The fifth aspect embodiment of the present disclosure provides a chip, characterized by including a sensor as shown in the fourth aspect embodiment.

[0015] The control circuit, monitoring system, electronic device, sensor, and chip provided by the present disclosure have the following beneficial effects:

[0016] The control circuit of the present disclosure embodiment includes a calibration module, a conversion module, and a control module. The calibration module is used to determine the gain value corresponding to the conversion module. The conversion module is used to convert the obtained first voltage into a first time signal, where the first voltage is obtained based on the target monitoring parameter. The control module is used to determine the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the time signal. Thus, the control circuit can determine the gain value corresponding to the conversion module, and then can accurately determine the value of the target detection parameter according to the gain value, thereby eliminating the gain error caused by different processes, power supply voltages, and temperatures, and improving the circuit performance.

[0017] The additional aspects and advantages of the present disclosure will be partially given in the following description, partially become obvious from the following description, or be understood through the practice of the present disclosure. BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The above and / or additional aspects and advantages of the present disclosure will become obvious and easy to understand from the following description of the embodiments in conjunction with the drawings, where:

[0019] Figure 1 is a schematic diagram of a control circuit in the related art;

[0020] Figure 2 is a schematic structural diagram of a control circuit provided by the embodiment of the present disclosure;

[0021] Figure 3 is a schematic structural diagram of a calibration module provided by the embodiment of the present disclosure;

[0022] Figure 4 is a schematic structural diagram of a conversion module provided by the embodiment of the present disclosure;

[0023] Figure 5 is a signal schematic diagram provided by an embodiment of the present disclosure;

[0024] Figure 6Schematic diagram of another conversion module provided by an embodiment of the present disclosure;

[0025] Figure 7 Signal schematic diagram provided by an embodiment of the present disclosure;

[0026] Figure 8 Schematic diagram of another conversion module provided by an embodiment of the present disclosure;

[0027] Figure 9 Schematic diagram of a monitoring system provided by an embodiment of the present disclosure;

[0028] Figure 10 Schematic diagram of an electronic device provided by an embodiment of the present disclosure. Detailed implementation manners

[0029] Embodiments of the present disclosure will be described in detail below. Examples of the embodiments are shown in the accompanying drawings, where the same or similar reference numerals denote the same or similar elements or elements having the same or similar functions throughout. The embodiments described below with reference to the accompanying drawings are exemplary and are intended to explain the present disclosure, but should not be construed as a limitation of the present disclosure.

[0030] Figure 1 Schematic diagram of a control circuit in the related art;

[0031] As Figure 1 shown, the working principle of this control circuit is as follows: when CLK is high and CLKN is low, switch S11 is closed and switch S12 is open, and the voltage on capacitor C1 is set to the power supply voltage. At this time, the output signal of inverter 101 is low. When CLK is low and CLKN is high, switch S11 is open and switch S12 is closed. At this time, capacitor C1 starts to discharge with current I11 until the output of inverter 101 is pulled from high to low. The output of inverter 101 and the CLK signal are then input to exclusive-NOR gate 102 to obtain the output time signal T_OUT. The input voltage signal V_IN controls the magnitude of the discharge current I11 through MOS transistor (abbreviation of MOSFET) M11, so as to obtain different output pulse widths T_OUT under different V_IN inputs. Wherein, I11 = gm * V_IN, where gm is the transconductance of M11.

[0032] However, the MOS transistors in this circuit have high sensitivity to process, voltage, and temperature (Process, Voltage, Temperature-insensitive, PVT), and the performance of the circuit may change significantly under different process conditions, different supply voltages, or different operating temperatures.

[0033] The control circuit, monitoring system, electronic device, sensor and chip according to the embodiments of the present disclosure will be described below with reference to the accompanying drawings.

[0034] Figure 2 The following is a schematic structural diagram of a control circuit provided by an embodiment of the present disclosure. As Figure 2 shown, the control circuit may include: a calibration module 10, a conversion module 20, and a control module 30.

[0035] Among them, the calibration module 10 is used to determine the gain value corresponding to the conversion module 20. The conversion module 20 is used to convert the obtained first voltage into a first time signal, where the first voltage is obtained based on the target monitoring parameter. The control module 30 is used to determine the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the first time signal.

[0036] Among them, the gain value corresponding to the conversion module 20 can be understood as the mapping relationship between the input voltage and the output time signal of the conversion module 20.

[0037] In some embodiments, the conversion module 20 includes a capacitor. The conversion module 20 can charge the capacitor with the input voltage of the conversion module, and then discharge the voltage with a certain charge and discharge current to obtain a time signal. Then, according to the mapping relationship between the time signal and the voltage, the voltage corresponding to the time signal can be determined, and further the value of the target monitoring parameter corresponding to the voltage can be determined.

[0038] Among them, the charge and discharge current is related to the gain of the conversion module 20. Since the conversion module 20 has PVT sensitivity, the charge and discharge current may not be fixed, and thus the gain between the time signal and the voltage cannot be accurately determined. Therefore, it is necessary to accurately determine the gain value corresponding to the conversion module 20.

[0039] In some embodiments, the control module 30 controls the calibration module to output a second voltage and a third voltage to the conversion module respectively, and obtains the second time signal and the third time signal output by the conversion module respectively. Then, based on the second time signal, the third time signal, the second voltage, and the third voltage, the gain value corresponding to the conversion module 20 is determined.

[0040] In some embodiments, the first difference between the second time signal and the third time signal can be calculated first, and the second difference between the second voltage and the third voltage. The ratio between the first difference and the second difference is determined as the gain value corresponding to the conversion module 20.

[0041] It should be noted that the relationship between the input voltage and the output time signal of the conversion module 20 is:

[0042]

[0043] Wherein, V is the input voltage of the conversion module 20, C is the capacitance value, I is the charging and discharging current of the capacitor, is the gain of the conversion module, and t is the charging and discharging duration in the output time signal.

[0044] Therefore, after determining the second voltage and the second time signal corresponding to the second voltage, and the third voltage and the third time signal corresponding to the third voltage, the value of can be calculated.

[0045] In some embodiments, the first difference between the second time signal and the third time signal, and the second difference between the second voltage and the third voltage can be calculated first, and the ratio between the first difference and the second difference is determined as the gain value corresponding to the conversion module 20.

[0046] In some embodiments, the calibration module 10 includes a voltage dividing resistor string, and the power supply is divided by the voltage dividing resistor string to obtain the second voltage and the third voltage.

[0047] Among them, the first voltage can be the voltage signal obtained after converting the target monitoring parameter by the monitoring circuit after monitoring the target monitoring parameter.

[0048] In some embodiments, the monitoring circuit can be a temperature monitoring circuit, and the target monitoring parameter can be temperature. Different temperatures will cause the temperature monitoring circuit to generate different voltage signals. Alternatively, the monitoring circuit can also be a humidity monitoring circuit, and the target monitoring parameter can be humidity. Different humidities will cause the humidity monitoring circuit to generate different voltage signals. The present disclosure does not make specific limitations on the monitoring circuit.

[0049] In the embodiments of the present disclosure, after determining the first time signal and the gain value corresponding to the first voltage, the ratio between the charging and discharging duration in the first time signal and the gain value can be determined as the voltage corresponding to the first time signal, and then based on the voltage corresponding to the first time signal, the value of the target monitoring parameter is determined.

[0050] The control circuit in the embodiments of the present disclosure includes a calibration module, a conversion module and a control module. The calibration module is used to determine the gain value corresponding to the conversion module. The conversion module is used to convert the obtained first voltage into a first time signal, wherein the first voltage is obtained based on the target monitoring parameter. The control module is used to determine the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the time signal. Thus, the control circuit can determine the gain value corresponding to the conversion module, and then can accurately determine the value of the target detection parameter according to the gain value, thereby eliminating the gain error caused by different processes, power supply voltages and temperatures, and improving the circuit performance.

[0051] Figure 3The following is a schematic structural diagram of a calibration module provided by an embodiment of the present disclosure. The calibration module in the embodiment of the present disclosure will be described below in conjunction with Figure 3 the calibration module in the embodiment of the present disclosure will be described.

[0052] As Figure 3 shown, the calibration module 10 includes a first power supply VDD1, a voltage dividing resistor string R, a first switch component S1, a second switch component S2, a third switch component S3, and a fourth switch component S4;

[0053] As Figure 3 shown, one end of the voltage dividing resistor string R is connected to the first power supply VDD1, and the other end of the voltage dividing resistor string R is connected to the first ground GND1. As Figure 3 shown, there are 11 resistors in the voltage dividing resistor string, namely R1 - R10.

[0054] In some embodiments, the number of resistors in the voltage dividing resistor string is not limited. For example, the number of resistors in the voltage dividing resistor string can also be 10, 15, etc. The present disclosure does not limit this. However, the number of resistors needs to be greater than the number of voltage dividing output terminals. For example, if the number of voltage dividing output terminals is 3, the number of resistors should be greater than 3.

[0055] As Figure 3 shown, one connection end of the first switch component S1 is connected to the first voltage dividing output terminal V1 of the voltage dividing resistor string R, and the other connection end of the first switch component S1 is respectively connected to one connection end of the second switch component S2 and one connection end of the third switch component S3; the other connection end of the second switch component S2 is connected to the second voltage dividing output terminal V2 of the voltage dividing resistor string; the other connection end of the third switch component S3 is connected to one connection end of the fourth switch component S4 for outputting the first driving voltage VOUT1; the other connection end of the fourth switch component S4 is for connecting to the sensed first voltage signal VIN1.

[0056] In some embodiments, the first switch component S1 can be a MOS transistor, a triode, an Insulate - Gate Bipolar Transistor (IGBT), etc. The present disclosure does not limit this. For example, if the first switch component S1 is an NMOS transistor, the drain is connected to the first voltage dividing output terminal V1 of the voltage dividing resistor string R, the source is connected to the third switch component S3, and the gate is used to receive a first control signal to control whether the first switch component S1 is turned off or on.

[0057] In some embodiments, the second switch component S2 can be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not limit this. For example, if the second switch component S2 is an NMOS transistor, the drain is connected to the second voltage division output terminal V2 of the voltage division resistor string R, the source is connected to the third switch component S3, and the gate is used to receive a second control signal to control whether the second switch component is turned off or closed.

[0058] In some embodiments, the third switch component S3 can be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not limit this. For example, if the third switch component is an NMOS transistor, the drain is connected to the first switch component S1 and the second switch component S2; the source is connected to the fourth switch component S4 for outputting a first driving voltage VOUT1, and the gate is used to receive a third control signal to control whether the third switch component is turned off or closed.

[0059] In some embodiments, the fourth switch component S4 can be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not limit this. For example, if the fourth switch component S4 is an NMOS transistor, the drain is connected to the first voltage signal VIN1; the source is connected to the third switch component S3 for outputting a first driving voltage VOUT1; the gate is used to receive a fourth control signal to control whether the fourth switch component is turned off or closed.

[0060] As Figure 3 shown, the first voltage division output terminal V1 can be the connection terminal of R4 in the voltage division resistor string R that is closer to the first ground GND. In some embodiments, it can also be the connection terminal of R3 that is closer to the first ground GND. The present disclosure does not limit this.

[0061] As Figure 3 shown, the second voltage division output terminal V2 can be the connection terminal of R5 in the voltage division resistor string R that is closer to the first ground GND1. In some embodiments, if the first voltage division output terminal V1 is connected to the connection terminal of R3 that is closer to the first ground GND1, the second voltage division output terminal V2 can also be connected to the connection terminal of R4 that is closer to the first ground GND1. The present disclosure does not limit this.

[0062] It should be noted that the first voltage division output terminal V1 and the second voltage division output terminal V2 in the voltage division resistor string R output different voltages respectively.

[0063] As Figure 3 shown, the calibration module 10 further includes a fifth switch component S5 and a sixth switch component S6.

[0064] As Figure 3As shown, one connection end of the fifth switch component S5 is connected to the third voltage division output terminal V3 of the voltage division resistor string, and the other connection end of the fifth switch component S5 is connected to one connection end of the sixth switch component S6 for outputting the second driving voltage VOUT2; the other connection end of the sixth switch component S6 is for connecting to the sensed second voltage signal VIN2.

[0065] In some embodiments, the fifth switch component S5 can be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The sixth switch component S6 can also be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The fifth switch component S5 and the sixth switch component S6 can be the same or different. The present disclosure does not limit this.

[0066] For example, if both the fifth switch component S5 and the sixth switch component S6 are NMOS transistors, then the drain of the fifth switch component S5 is connected to the third voltage division output terminal V3 of the voltage division resistor string R, the drain of the sixth switch component S6 is connected to the sensed second voltage signal VIN2, the source of the fifth switch component S5 is connected to the source of the sixth switch component S6 for outputting the second driving voltage VOUT2, and the gate of the fifth switch component S5 is for accessing the fifth control signal to control whether the fifth switch component S5 is turned off or closed; the gate of the sixth switch component S6 is for accessing the fifth control signal to control whether the sixth switch component S6 is turned off or closed.

[0067] It should be noted that the first voltage division output terminal V1, the second voltage division output terminal V2, and the third voltage division output terminal V3 in the voltage division resistor string R are respectively used to output different voltages. As Figure 3 shown, the first voltage division output terminal V1 can be the connection end of R4 in the voltage division resistor string R closer to the first ground GND, the second voltage division output terminal V2 can be the connection end of R5 in the voltage division resistor string R closer to the first ground GND1, and then the third voltage division output terminal V3 can be connected to the connection end of R6 in the voltage division resistor string R closer to the first ground GND1.

[0068] As Figure 3 shown, the calibration module 10 further includes a seventh switch component S7. One end of the seventh switch component S7 is connected to the first power supply VDD1, and the other end of the seventh switch component S7 is connected to one end of the voltage division resistor string R.

[0069] In some embodiments, the seventh switch component S7 can be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not limit this. As Figure 3 shown, if the seventh switch component S7 is an NMOS transistor, then the drain is connected to the first power supply VDD1, the source is connected to one connection end of R1 in the voltage division resistor string R; the gate is for accessing the seventh control signal to control whether the seventh switch component S7 is turned off or closed.

[0070] In some embodiments, the first voltage may be the first voltage signal VIN1, or may also be the second voltage signal VIN2. The present disclosure does not limit this.

[0071] In some embodiments, the control module 30 is further configured to control the seventh switch component S7 to conduct within a preset period, and the preset period is a period for determining the gain value corresponding to the conversion module 20.

[0072] In some embodiments, the preset period can be determined according to a predefined detection period, such as detecting once a week, or detecting once a day, etc. The present disclosure does not limit this.

[0073] Alternatively, the preset period can also be triggered by a control instruction received externally. For example, when a calibration button is pressed, the control module 30 can control S7 to close for a period of time.

[0074] It should be noted that when determining the gain value corresponding to the conversion module 20, it is necessary to control the calibration module, which can output the second voltage and the third voltage. Therefore, the seventh switch component S7 is controlled to conduct.

[0075] Figure 4 FIG. is a schematic structural diagram of a conversion module provided by an embodiment of the present disclosure. The following will be combined with Figure 4 to describe the calibration module in the embodiments of the present disclosure.

[0076] As Figure 4 shown, the conversion module 20 includes a bandgap circuit 201, an eighth switch component S8, a capacitor C, a ninth switch component S9, an inverter 202, and a digital conversion circuit 203.

[0077] As Figure 4 shown, one end of the eighth switch component S8 is connected to the output end of the calibration module 10, and the other end of the eighth switch component S8 is respectively connected to one end of the capacitor C, one end of the ninth switch component S9, and the input end of the inverter 202; the other end of the capacitor is connected to the second ground GND2; the other end of the ninth switch component S9 is connected to the output end of the bandgap circuit 201. The output end of the inverter 202 is connected to the input end of the digital conversion circuit 203.

[0078] As Figure 4 shown, the eighth switch component S8 may include two switch components. The first switch component S10 is used to access the first driving voltage VOUT1, and the second switch component S0 is used to access the second driving voltage VOUT2.

[0079] In some embodiments, the first switching component S10 in the eighth switching component S8 can be a MOS transistor, a bipolar transistor, an insulated gate bipolar transistor, etc. The second switching component S0 in the eighth switching component S8 can be a MOS transistor, a bipolar transistor, an insulated gate bipolar transistor, etc. The present disclosure does not limit this.

[0080] In some embodiments, the eighth switching component S8 can also be a single-pole double-throw switch, so that it can be selected whether the first driving voltage VOUT1 is connected to the conversion module 20 or the second driving voltage VOUT2 is connected to the conversion module 20.

[0081] In some embodiments, the ninth switching component S9 can be a MOS transistor, a bipolar transistor, an insulated gate bipolar transistor, etc. The present disclosure does not limit this.

[0082] As Figure 4 shown, the bandgap circuit 201 includes a first transistor M1, a second transistor M2, a second power supply VDD2, and a first current source I1.

[0083] As Figure 4 shown, the second power supply VDD2 is connected to the first connection end, the control end of the first transistor M1, and the control end of the second transistor M2 through the first current source I1. The second connection end of the first transistor M1 is connected to the second connection end of the second transistor M2 and the second ground GND2 respectively. The first connection end of the second transistor M2 is connected to the other end of the ninth switching component S1.

[0084] In some embodiments, the first transistor M1 can be a MOS transistor, a bipolar transistor, an insulated gate bipolar transistor, etc. The first transistor M2 can also be a MOS transistor, a bipolar transistor, an insulated gate bipolar transistor, etc. The present disclosure does not limit this.

[0085] As Figure 4 shown, both the first transistor M1 and the second transistor M2 are NPN bipolar transistors. The collector of the first transistor M1 is connected to the ninth switching component S9. The emitter of the first transistor M1 is connected to the second ground GND2. The base of the first transistor M1 is connected to the base of the second transistor M2, the first current source I1, and the collector of the second transistor M2. The emitter of the second transistor M2 is connected to the second ground GND2.

[0086] In some embodiments, the bandgap circuit 201 is used to generate a first current I3 when the ninth switching component S9 is closed.

[0087] In some embodiments, the digital conversion circuit 203 is used to convert the signal INV_OUT output by the inverter 202 into a time signal.

[0088] In some embodiments, the inverter 202 may also be other digital circuits or analog comparators. The present disclosure does not limit this.

[0089] Figure 5 This is a signal schematic diagram provided by an embodiment of the present disclosure.

[0090] As Figure 5 shown, when the SAMPLE1 signal is at a high level, it is used to control the closing of the switch component S10 connected to the first driving voltage VOUT1 in the eighth switch component S8. When the SAMPLE1 signal is at a low level, it is used to control the opening of the switch component S10.

[0091] When the SAMPLE2 signal is at a high level, it is used to control the closing of the switch component S0 connected to the first driving voltage VOUT1 in the eighth switch component S8. When the SAMPLE2 signal is at a low level, it is used to control the opening of the switch component S0.

[0092] When the TRANS signal is at a high level, it is used to control the closing of the ninth switch component S9. When the TRANS signal is at a low level, it is used to control the opening of the ninth switch component S9.

[0093] As Figure 4 and Figure 5 shown, when the SAMPLE1 signal is at a high level, and the SAMPLE2 signal and the TRANS signal are at low levels, the switch component S10 is closed, the switch component S0 and the ninth switch component S9 are open, and the first driving voltage VOUT1 is input to the conversion module 20 to charge the capacitor C. At this time, the voltage at VC is VOUT1, the signal INV_OUT output by the inverter 202 is at a low level, and the time signal T_OUT is at a low level.

[0094] After a period of time, when the TRANS signal is at a high level, and the SAMPLE2 signal and the SAMPLE1 signal are at low levels, the switch component S10 and the switch component S0 are open, and the ninth switch component S9 is closed, and the capacitor C starts to discharge. At this time, the voltage at VC starts to drop, the signal INV_OUT output by the inverter 202 is still at a low level, and the time signal T_OUT is at a high level. When the voltage at VC starts to drop to the voltage threshold corresponding to the inverter, the signal INV_OUT output by the inverter 202 becomes at a high level, and the time signal T_OUT becomes at a low level, so as to obtain the discharge duration t1 for the capacitor C to discharge the voltage from VOUT1 to the voltage threshold.

[0095] When the SAMPLE2 signal is at a high level, and the SAMPLE1 signal and the TRANS signal are at low levels, the switch component S0 closes, the switch components S10 and the ninth switch component S9 open, and the second driving voltage VOUT2 is input to the conversion module 20 to charge the capacitor C. At this time, the voltage at VC is VOUT2, the signal INV_OUT output by the inverter 202 is at a low level, and the time signal T_OUT is at a low level.

[0096] After a period of time, when the TRANS signal is at a high level, and the SAMPLE2 signal and the SAMPLE1 signal are at low levels, the switch components S10 and S0 open, and the ninth switch component S9 closes, and the capacitor C starts to discharge. At this time, the voltage at VC starts to drop, the signal INV_OUT output by the inverter 202 remains at a low level, and the time signal T_OUT is at a high level. When the voltage at VC starts to drop to the voltage threshold, the signal INV_OUT output by the inverter 202 becomes at a high level, and the time signal T_OUT becomes at a low level, thereby obtaining the discharge duration t2 during which the capacitor C discharges the voltage from VOUT2 to the voltage threshold.

[0097] Figure 6 FIG. is a schematic structural diagram of another conversion module provided by an embodiment of the present disclosure. The following will be combined with Figure 6 to describe the bandgap circuit in the embodiments of the present disclosure.

[0098] As Figure 6 shown, the bandgap circuit 201 includes a third transistor M3, a fourth transistor M4, a third power supply VDD3, and a second current source I2.

[0099] As Figure 6 shown, the third power supply VDD3 is respectively connected to the first connection end of the third transistor M3 and the first connection end of the fourth transistor M4. The second connection end of the third transistor M3 is respectively connected to the control end of the third transistor M3, the control end of the fourth transistor M4, and the first connection end of the second current source I2. The second connection end of the second current source I2 is connected to the second ground GND2. The second connection end of the fourth transistor M4 is connected to the other end of the ninth switch component S9.

[0100] In some embodiments, the third transistor M3 may be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The fourth transistor M4 may also be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not make any limitation thereto.

[0101] As Figure 6As shown, both the third transistor M3 and the fourth transistor M4 are NPN bipolar transistors. The collector of the third transistor M3 and the collector of the fourth transistor M4 are both connected to the third power supply VDD3. The emitter of the third transistor M3 is connected to the base of the third transistor M3, the base of the fourth transistor M4, and the second current source I2. The emitter of the fourth transistor M4 is connected to the ninth switch component S9.

[0102] Figure 7 This is a signal schematic diagram provided by an embodiment of the present disclosure.

[0103] As Figure 7 shown, when the SAMPLE1 signal is at a high level, it is used to control the switch component S10 connected to the first driving voltage VOUT1 in the eighth switch component S8 to close. When the SAMPLE1 signal is at a low level, it is used to control the switch component S10 to open.

[0104] When the SAMPLE2 signal is at a high level, it is used to control the switch component S0 connected to the first driving voltage VOUT1 in the eighth switch component S8 to close. When the SAMPLE2 signal is at a low level, it is used to control the switch component S0 to open.

[0105] When the TRANS signal is at a high level, it is used to control the ninth switch component S9 to close. When the TRANS signal is at a low level, it is used to control the ninth switch component S9 to open.

[0106] As Figure 6 and Figure 7 shown, when the SAMPLE1 signal is at a high level, and the SAMPLE2 signal and the TRANS signal are at low levels, the switch component S10 closes, the switch component S0 and the ninth switch component S9 open, and the first driving voltage VOUT1 is input to the conversion module 20 to charge the capacitor C. At this time, the voltage at VC is VOUT1, but since the voltage is low, the signal INV_OUT output by the inverter 202 is at a high level, and the time signal T_OUT is at a low level.

[0107] After a period of time, when the TRANS signal is at a high level, and the SAMPLE2 signal and the SAMPLE1 signal are at low levels, the switch component S10 and the switch component S0 open, and the ninth switch component S9 closes. The third power supply continues to charge the capacitor C. At this time, the voltage at VC starts to rise, the signal INV_OUT output by the inverter 202 is still at a high level, and the time signal T_OUT is at a high level. When the voltage at VC rises to the voltage threshold corresponding to the inverter, the signal INV_OUT output by the inverter 202 becomes at a low level, and the time signal T_OUT becomes at a low level, thereby obtaining the charging duration t1 for the third power supply to charge the voltage of the capacitor C from VOUT1 to the voltage threshold.

[0108] When the SAMPLE2 signal is at a high level, and the SAMPLE1 signal and the TRANS signal are at low levels, the switch component S0 closes, the switch components S10 and the ninth switch component S9 open, and the second drive voltage VOUT2 is input to the conversion module 20 to charge the capacitor C. At this time, the voltage at VC is VOUT2, but due to the low voltage, the signal INV_OUT output by the inverter 202 is at a high level, and the time signal T_OUT is at a low level.

[0109] After a period of time, when the TRANS signal is at a high level, and the SAMPLE2 signal and the SAMPLE1 signal are at low levels, the switch components S10 and S0 open, and the ninth switch component S9 closes, and the third power supply continues to charge the capacitor C. At this time, the voltage at VC starts to rise, the signal INV_OUT output by the inverter 202 is still at a high level, and the time signal T_OUT is at a high level. When the voltage at VC rises to the voltage threshold, the signal INV_OUT output by the inverter 202 becomes at a low level, and the time signal T_OUT becomes at a low level, thereby obtaining the charging duration t2 for the third power supply to charge the voltage of the capacitor C from VOUT2 to the voltage threshold.

[0110] Figure 8 A schematic structural diagram of another conversion module provided by an embodiment of the present disclosure is shown in Figure 8 As shown, a conversion module may also simultaneously include a bandgap circuit as shown in Figure 4 and a bandgap circuit as shown in Figure 6

[0111] As shown in Figure 8 the ninth switch component S9 may include two switch components. The first switch component is used to connect the drive voltage to the first connection end of the second transistor, and the second switch component is used to connect the drive voltage to the first connection end of the fourth transistor.

[0112] In some embodiments, the first switch component in the ninth switch component S9 may be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The first switch component in the ninth switch component S9 may be a MOS transistor, a triode, an insulated gate bipolar transistor, etc. The present disclosure does not limit this.

[0113] In some embodiments, the ninth switch component S9 may also be a single-pole double-throw switch, so that it can be selected to connect the drive voltage to the first connection end of the second transistor or to connect the drive voltage to the first connection end of the fourth transistor.

[0114] ​Furthermore, the control module is further configured to: control the ninth switching component S9 to be connected to the second connection end of the fourth transistor M4 or the first connection end of the second transistor M3 according to the amplitude of the first voltage.

[0115] In some embodiments, when the voltage amplitude of the first voltage is less than the first threshold, control the ninth switching component S9 to be connected to the second connection end of the fourth transistor M4; when the voltage amplitude of the first voltage is less than the first threshold, control the ninth switching component S9 to be connected to the second connection end of the fourth transistor M2.

[0116] As Figure 3 and Figure 4 shown, or as Figure 3 and Figure 6 shown, or as Figure 3 and Figure 7 shown, when it is necessary to determine the gain value corresponding to the conversion module 20 based on the calibration module 10, if the second voltage is V1 and the third voltage is V2, first control the first switching component S1, the third switching component S3, and the seventh switching component S7 in the calibration module 10 to be closed, and the fourth switching component S4, the second switching component S2, and the ninth switching component S9 to be open, so that the first driving voltage VOUT1 output by the calibration module is V1, and control the S10 in the eighth switching component in the first conversion module 20 to be closed and S0 to be open, so that the capacitor C can be charged based on V1.

[0117] After that, by controlling the switching component S10 and the switching component S0 to be open and the ninth switching component S9 to be closed, the capacitor C starts to charge or discharge to obtain the second time signal corresponding to the second voltage V1.

[0118] After that, control the second switching component S2, the third switching component S3, and the seventh switching component S7 in the calibration module 10 to be closed, and the first switching component S1, the fourth switching component S4, and the ninth switching component S9 to be open, so that the first driving voltage VOUT1 output by the calibration module is V2, and control the S10 in the eighth switching component in the first conversion module 20 to be closed and S0 to be open, so that the capacitor C can be charged based on V2;

[0119] Finally, control the switching component S10 and the switching component S0 to be open and the ninth switching component S9 to be closed, and the capacitor C starts to charge or discharge to obtain the third time signal corresponding to the third voltage V3.

[0120] In some embodiments, the second voltage output by the calibration module can be controlled to be V2 and the third voltage to be V3; or the second voltage is V1 and the third voltage is V3. For the corresponding specific implementation forms, reference can be made to the specific description of "the second voltage is V1 and the third voltage is V2", and details will not be elaborated here.

[0121] In the embodiments of the present disclosure, the charging and discharging of a capacitor can be controlled by the current generated by a bandgap circuit, reducing the non-linearity problem introduced by the secondary effects of MOS transistors and improving the gain linearity of the circuit.

[0122] Figure 9 The following is a schematic structural diagram of a monitoring system provided by an embodiment of the present disclosure, as Figure 9 shown. The monitoring system 900 includes a monitoring circuit 901 and a control circuit 902;

[0123] The monitoring circuit 901 is configured to output the voltage generated based on the monitoring data to the control circuit;

[0124] The control circuit 902 is configured to convert the voltage output by the monitoring circuit into a time signal and determine the value of the monitoring data based on the time signal.

[0125] It should be noted that for the details not disclosed in the monitoring system of the embodiments of the present disclosure, please refer to the details described in the control circuit of the embodiments of the present disclosure, which will not be elaborated here specifically.

[0126] Figure 10 The following is a schematic diagram of an electrical device provided by an embodiment of the present disclosure, as Figure 10 shown. The electrical device 1000 includes the monitoring system 900.

[0127] In some embodiments, the electrical device may be a temperature sensor, a humidity sensor, etc. The present disclosure does not make any limitation thereto.

[0128] The present disclosure also provides a sensor, which is characterized by including the control circuit as shown in the foregoing embodiments.

[0129] The present disclosure also provides a chip, which is characterized by including the sensor as shown in the foregoing embodiments.

[0130] In the description of this specification, the descriptions referring to terms such as "one embodiment", "some embodiments", "example", "specific example", or "some examples", etc. mean that the specific features, structures, materials, or characteristics described in connection with the embodiment or example are included in at least one embodiment or example of the present disclosure. In this specification, the schematic representations of the above terms do not necessarily refer to the same embodiment or example. Moreover, the specific features, structures, materials, or characteristics described can be combined in any one or more embodiments or examples in a suitable manner. In addition, without contradiction, those skilled in the art can combine and combine the different embodiments or examples described in this specification and the features of different embodiments or examples.

[0131] Furthermore, the terms "first" and "second" are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the quantity of the indicated technical features. Thus, features defined with "first" and "second" may explicitly or implicitly include at least one of such features. In the description of the present disclosure, "a plurality of" means at least two, such as two, three, etc., unless otherwise specifically defined.

Claims

1. A control circuit, characterized in that: include: Calibration module, conversion module and control module; Wherein, the calibration module is used to determine the gain value corresponding to the conversion module; The conversion module is used to convert the obtained first voltage into a first time signal, wherein the first voltage is obtained based on the target monitoring parameter; The control module is used to determine the value of the target monitoring parameter based on the gain value corresponding to the conversion module and the first time signal.

2. The circuit according to claim 1, characterized in that The control module is also used for: Controlling the calibration module to output the second voltage and the third voltage to the conversion module respectively, and obtaining the second time signal and the third time signal output by the conversion module respectively; A gain value corresponding to the conversion module is determined based on the second time signal, the third time signal, the second voltage, and the third voltage.

3. The circuit according to claim 2, characterized in that The calibration module includes a first power supply, a voltage-dividing resistor string, a first switch component, a second switch component, a third switch component and a fourth switch component; Wherein, one end of the voltage-dividing resistor string is connected to the first power supply, and the other end of the voltage-dividing resistor string is connected to the first ground; One connection end of the first switch component is connected to the first voltage-dividing output end of the voltage-dividing resistor string, and the other connection end of the first switch component is respectively connected to one connection end of the second switch component and one connection end of the third switch component; Another connection end of the second switch component is connected to a second voltage-dividing output end of the voltage-dividing resistor string; Another connection end of the third switch component is connected to one connection end of the fourth switch component for outputting a first driving voltage; The other connection end of the fourth switch component is used to connect to the induced first voltage signal.

4. The circuit according to claim 3, characterized in that The calibration module also includes a fifth switch component and a sixth switch component; Wherein, one connection end of the fifth switch component is connected to the third voltage-dividing output end of the voltage-dividing resistor string, and another connection end of the fifth switch component is connected to one connection end of the sixth switch component, for outputting a second driving voltage; The other connection end of the sixth switch component is used to connect to the induced second voltage signal.

5. The circuit according to claim 3, characterized in that The calibration module also includes a seventh switch component; Wherein, one end of the seventh switch component is connected to the first power supply, and the other end of the seventh switch component is connected to one end of the voltage-dividing resistor string; The control module is further used to control the seventh switch component to be turned on within a preset time period, and the preset time period is a time period used to determine the gain value corresponding to the conversion module.

6. The circuit according to any one of claims 1 to 5, characterized in that: The conversion module includes a bandgap circuit, an eighth switch component, a capacitor, a ninth switch component, an inverter and a digital conversion circuit; One end of the eighth switch component is connected to the output end of the calibration module, and the other end of the eighth switch component is respectively connected to one end of the capacitor, one end of the ninth switch component and the input end of the inverter; The other end of the capacitor is connected to a second ground; The other end of the ninth switch component is connected to the output end of the bandgap circuit; The bandgap circuit is used to generate a first current when the ninth switch component is closed; The output end of the inverter is connected to the input end of the digital conversion circuit; The digital conversion circuit is used to convert the signal output by the inverter into a time signal.

7. The circuit according to claim 6, characterized in that The bandgap circuit includes a first transistor, a second transistor, a second power source and a first current source; The second power source is connected to the first connection terminal of the first transistor, the control terminal of the first transistor and the control terminal of the second transistor respectively through the first current source, and the second connection terminal of the first transistor is connected to the second connection terminal of the second transistor and the second ground respectively; The first connection terminal of the second transistor is connected to the other end of the ninth switch component.

8. The circuit according to claim 7, characterized in that The bandgap circuit includes a third transistor, a fourth transistor, a third power source and a second current source; Wherein, the third power source is respectively connected to the first connection terminal of the third transistor and the first connection terminal of the fourth transistor; The second connection end of the third transistor is respectively connected to the control end of the third transistor, the control end of the fourth transistor and the first connection end of the second current source; The second connection terminal of the second current source is connected to a second ground; The second connection terminal of the fourth transistor is connected to the other end of the ninth switch component.

9. The circuit according to claim 8, characterized in that The control module is further used to control the ninth switch component to be connected to the second connection terminal of the fourth transistor, or to be connected to the first connection terminal of the second transistor, according to the amplitude of the first voltage.

10. A monitoring system, characterized in that: include: A monitoring circuit and a control circuit as claimed in any one of claims 1 to 9; The monitoring circuit is used to output a voltage generated based on the monitoring data to the control circuit; The control circuit is used to convert the voltage output by the monitoring circuit into a time signal, and determine the value of the monitoring data based on the time signal.

11. An electronic device, characterized in that: Comprising a control circuit as described in any one of claims 1-9.

12. A sensor, characterized in that: Comprising a control circuit as described in any one of claims 1-9.

13. A chip, characterized in that: Comprising the sensor of claim 12.