Charging and discharging device and electronic system

By combining dual DC-DC conversion circuits and energy storage components, the problem of charging and discharging devices struggling to balance charging and discharging under processor chip power pulses is solved, achieving stable power supply and improved reliability, and preventing pulse power from penetrating the power supply equipment.

CN121663757APending Publication Date: 2026-03-13HUAWEI TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-09-05
Publication Date
2026-03-13

Smart Images

  • Figure CN121663757A_ABST
    Figure CN121663757A_ABST
Patent Text Reader

Abstract

The invention discloses a charging and discharging device and an electronic system, and relates to the technical field of electronic products. The charging and discharging device comprises a first DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component and a controller, and the controller controls the first DC-DC conversion circuit to charge the energy storage component and controls the second DC-DC conversion circuit to enable the energy storage component to discharge. And on the basis that the power of the direct current bus is smaller than or equal to the power threshold value, by controlling the input power of the input end of the first DC-DC conversion circuit and the output power of the output end of the second DC-DC conversion circuit, extra power is supplemented for the direct current bus when pulse power appears on the direct current bus, the design complexity of the whole system can be reduced, and the reliability is improved. Moreover, the risk that the pulse power penetrates through the power supply equipment can be reduced, the pulse power is prevented from reaching a preceding-stage power supply (such as a power grid outputting commercial power), and the reliability of the whole system is further improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of electronic product technology, and in particular to a charging and discharging device and electronic system. Background Technology

[0002] The computational load of processor chips in electronic systems (such as central processing units (CPUs) and artificial intelligence (AI) chips) can sometimes increase suddenly, causing a corresponding surge in their power requirements, resulting in a pulsed power demand. Since power supply must remain continuous, it must be kept stable even with this pulsed power characteristic. Typically, charging and discharging devices are incorporated into electronic systems to replenish power during these power pulses. However, current charging and discharging devices often employ a bidirectional DC-DC converter topology, making simultaneous charging and discharging impossible. This leads to difficulty in controlling the timing of charging and discharging, resulting in complex system design and reduced reliability. Summary of the Invention

[0003] This application provides a charging and discharging device and an electronic system that can simultaneously charge and discharge. In addition to achieving simultaneous charging and discharging, when a power pulse occurs, the electronic system is recharged, reducing the complexity of the overall system design and improving reliability.

[0004] In a first aspect, embodiments of this application provide a charging and discharging device, which includes: a first DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller. The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to a DC bus. The output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to both the first DC-DC conversion circuit and the second DC-DC conversion circuit.

[0005] Furthermore, the controller can be used to control the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively. When the first DC-DC conversion circuit is operating, it can convert the voltage of the DC bus and output it to the energy storage component to charge the energy storage component. When the second DC-DC conversion circuit is operating, it can convert the voltage of the energy storage component and output it to the DC bus to control the energy storage component to discharge. Thus, the charging and discharging device can simultaneously perform charging and discharging.

[0006] The controller can also be used to compare the power of the DC bus with a power threshold during the operation of the first and second DC-DC conversion circuits. If the power of the DC bus is less than or equal to the power threshold, the controller can control the input power of the first DC-DC conversion circuit to decrease from a first power value to a second power value, and control the output power of the second DC-DC conversion circuit to increase from a third power value to a fourth power value. Furthermore, by setting the fourth power value to be greater than the second power value, the difference between the fourth and second power values ​​becomes the power supplied to the DC bus by the entire charging and discharging device. Thus, when pulse power occurs on the DC bus, by limiting the charging power, the discharging power can be higher than the charging power, thereby supplementing the DC bus with additional power to meet the power requirements of the processor chip. This reduces the overall system design complexity and improves reliability. Furthermore, it reduces the risk of pulse power penetrating the power supply equipment, preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the overall system reliability.

[0007] In some embodiments, the value of the fourth power value minus the second power value can be correlated with the change in power of the DC bus, so as to adjust the input power of the input terminal of the first DC-DC converter circuit and the output power of the output terminal of the second DC-DC converter circuit according to the change in power of the DC bus. For example, the difference between the value of the fourth power value minus the second power value and the change in power of the DC bus can satisfy a threshold range. Thus, not only can power be supplemented to the DC bus, but excessive power supplementation to the DC bus can also be avoided, which could damage the DC bus or other devices in the electronic equipment.

[0008] In some embodiments, the fourth power value can be greater than the first power value, thereby further increasing the difference between the fourth power value and the second power value, which is beneficial for supplementing more power to the DC bus.

[0009] In some embodiments, the process of reducing the input power at the input terminal of the first DC-DC conversion circuit from a first power value to a second power value can be carried out in the following manner:

[0010] The first implementation involves controlling the input power of the first DC-DC converter circuit to gradually decrease from a first power value according to a first power adjustment step size until it decreases to a second power value. This allows the input power of the first DC-DC converter circuit to gradually transition from the first power value to the second power value, reducing sudden changes in the input power of the first DC-DC converter circuit, improving the stability of power on the DC bus, and enhancing the reliability of the entire system.

[0011] For example, the first power adjustment step size can be a constant value, so that the input power at the input terminal of the first DC-DC conversion circuit can be reduced based on the same amount of change, so that the input power at the input terminal of the first DC-DC conversion circuit decreases at a constant gradient, and the decreasing trend of its input power is constant, thereby further improving the stability of the power on the DC bus.

[0012] For example, as the input power value at the input terminal of the first DC-DC conversion circuit decreases, the first power adjustment step size can also be reduced accordingly, thereby slowing down the decreasing trend of the input power at the input terminal of the first DC-DC conversion circuit and further improving the stability of the power on the DC bus.

[0013] For example, as the input power value at the input terminal of the first DC-DC conversion circuit decreases, the first power adjustment step size can be increased accordingly, thereby changing the decreasing trend of the input power at the input terminal of the first DC-DC conversion circuit from slow to fast. This not only improves the stability of the power on the DC bus, but also prevents the first DC-DC conversion circuit from absorbing too much power from the DC bus, so that more power on the DC bus can be supplied to the electrical equipment.

[0014] The second implementation involves controlling the input power at the input terminal of the first DC-DC converter circuit to jump from a first power value to a second power value. This allows the input power at the input terminal of the first DC-DC converter circuit to jump quickly, preventing the first DC-DC converter circuit from absorbing excessive power from the DC bus, thus allowing more power from the DC bus to be supplied to the electrical equipment.

[0015] In some embodiments, the output power of the control second DC-DC conversion circuit can be increased from a third power value to a fourth power value in the following manner:

[0016] The first implementation involves controlling the output power of the second DC-DC converter circuit to gradually increase from the third power value according to the second power adjustment step size until it reaches the fourth power value. This allows the output power of the second DC-DC converter circuit to gradually transition from the third power value to the fourth power value, reducing sudden changes in the output power of the second DC-DC converter circuit, improving the stability of power on the DC bus, and enhancing the reliability of the entire system.

[0017] For example, the second power adjustment step size can be a constant value, so that the output power of the output terminal of the second DC-DC conversion circuit can be increased based on the same amount of change, so that the output power of the output terminal of the second DC-DC conversion circuit increases at a constant gradient, and the increasing trend of its input power is constant, thereby further improving the stability of the power on the DC bus.

[0018] For example, as the output power of the second DC-DC converter circuit increases, the second power adjustment step size can be reduced accordingly, thereby slowing down the rate of increase of the output power of the second DC-DC converter circuit and further improving the stability of the power on the DC bus.

[0019] For example, as the output power of the second DC-DC converter circuit increases, the second power adjustment step size can also be increased accordingly, so that the increasing trend of the output power of the second DC-DC converter circuit changes from slow to fast. In this way, while improving the power stability on the DC bus, power can also be supplied to the DC bus as quickly as possible, so that more power on the DC bus can be supplied to the electrical equipment.

[0020] The second implementation involves controlling the output power of the second DC-DC converter circuit to jump from the third power value to the fourth power value. This allows the output power of the second DC-DC converter circuit to jump quickly, supplying power to the DC bus as soon as possible, thereby enabling more power to be supplied to the electrical devices on the DC bus.

[0021] In some embodiments, if the power of the DC bus is greater than a power threshold, it indicates that no power pulse has occurred on the DC bus, or the power pulse has ended. Based on this, the controller is further configured to, during the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the DC bus power being greater than the power threshold, control the input power of the first DC-DC conversion circuit to a first power value, and control the output power of the second DC-DC conversion circuit to a third power value. This reduces control complexity by only needing to maintain the first DC-DC conversion circuit operating at the same input power and the second DC-DC conversion circuit operating at the same output power.

[0022] In some embodiments, the first DC-DC conversion circuit can boost the voltage of the DC bus and output it to the energy storage device, thereby enabling the energy storage device to be charged using a boost method.

[0023] In other embodiments, the first DC-DC conversion circuit may also step down the voltage of the DC bus and output it to the energy storage device, thereby charging the energy storage device in a step-down manner.

[0024] For example, the first DC-DC conversion circuit can be configured as a boost circuit, a buck-boost circuit, or other topologies. This configuration allows for a simple first DC-DC conversion circuit. Furthermore, in practical applications, the topologies of boost circuits and buck-boost circuits are relatively mature, making the implementation of the first DC-DC conversion circuit relatively simple, thereby reducing design complexity and production costs.

[0025] In some embodiments, the second DC-DC conversion circuit can step down the voltage of the energy storage component and output it to the DC bus, thereby enabling the energy storage component to discharge in a step-down manner.

[0026] In other embodiments, the second DC-DC conversion circuit can also boost the voltage of the energy storage device and output it to the DC bus, thereby enabling the energy storage device to discharge in a boost manner.

[0027] For example, the second DC-DC converter circuit can be configured as a buck circuit, a buck-boost circuit, or other topologies. This configuration allows for a simple second DC-DC converter circuit. Furthermore, in practical applications, buck circuit and buck-boost circuit topologies are relatively mature, making the implementation of the second DC-DC converter circuit relatively simple, thereby reducing design complexity and production costs.

[0028] In some embodiments, the energy storage component may be configured as a storage capacitor, which carries and provides energy.

[0029] In some embodiments, the energy storage component can also be configured as an energy storage battery. Since the voltage across the energy storage battery is relatively stable, undervoltage or overvoltage can be avoided.

[0030] Secondly, embodiments of this application also provide a charging and discharging device, which includes: a first DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller. The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to a DC bus. The output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively.

[0031] Furthermore, the controller is used to control the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively. When the first DC-DC conversion circuit is operating, it converts the voltage of the DC bus and outputs it to the energy storage component to charge the energy storage component. When the second DC-DC conversion circuit is operating, it converts the voltage of the energy storage component and outputs it to the DC bus to control the energy storage component to discharge. Thus, the charging and discharging device can simultaneously perform charging and discharging.

[0032] Furthermore, the controller can also be used, during the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the power of the DC bus being less than or equal to a power threshold, to control the input power of the input terminal of the first DC-DC conversion circuit to decrease from a first power value to a second power value, and to control the output power of the output terminal of the second DC-DC conversion circuit to a third power value. Moreover, by making the third power value greater than the second power value, the difference between the third power value and the second power value becomes the power supplied to the DC bus by the entire charging and discharging device. Thus, when pulse power appears on the DC bus, by limiting the charging power, the discharging power can be higher than the charging power, thereby supplementing the DC bus with additional power to meet the power requirements of the processor chip. This reduces the overall system design complexity and improves reliability. Furthermore, it can reduce the risk of pulse power penetrating the power supply equipment and prevent pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the reliability of the entire system.

[0033] Furthermore, the remaining structures and operating processes of the charging and discharging devices in the embodiments of the second aspect can be referred to the descriptions of the relevant structures and operating processes in the embodiments of the first aspect, and will not be repeated here. It is worth mentioning that the various implementation methods of the embodiments of the second aspect may not depend on the implementation methods in the first aspect, and may be other implementable methods, which are not limited here.

[0034] Thirdly, embodiments of this application also provide a charging and discharging device, which includes: a first DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller. The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to a DC bus. The output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively.

[0035] Furthermore, the controller is used to control the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively. When the first DC-DC conversion circuit is operating, it converts the voltage of the DC bus and outputs it to the energy storage component to charge the energy storage component. When the second DC-DC conversion circuit is operating, it converts the voltage of the energy storage component and outputs it to the DC bus to control the energy storage component to discharge. Thus, the charging and discharging device can simultaneously perform charging and discharging.

[0036] Furthermore, the controller can also be used to, during the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, respond to a power threshold less than or equal to the power of the DC bus by controlling the input power of the first DC-DC conversion circuit to a first power value, and controlling the output power of the second DC-DC conversion circuit to increase from a third power value to a fourth power value. Moreover, by making the fourth power value greater than the first power value, the difference between the fourth power value and the first power value becomes the power supplied to the DC bus by the entire charging and discharging device. Thus, when pulse power appears on the DC bus, by limiting the charging power, the discharging power is made higher than the charging power, thereby supplementing the DC bus with additional power to meet the power requirements of the processor chip. This reduces the overall system design complexity and improves reliability. Furthermore, it reduces the risk of pulse power penetrating the power supply equipment, preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the reliability of the entire system.

[0037] Furthermore, the remaining structures and operating processes of the charging and discharging devices in the embodiments of the third aspect can be referred to the descriptions of the relevant structures and operating processes in the embodiments of the first aspect, and will not be repeated here. It is worth mentioning that the various implementation methods of the embodiments of the third aspect may not depend on the implementation methods in the first aspect, and may be other implementable methods, which are not limited here.

[0038] Fourthly, embodiments of this application also provide an electronic system, which includes a power supply device, a DC bus, a power-consuming device, and a charging / discharging device. The input terminal of the power supply device is used to receive an input voltage, and the output terminal of the power supply device is connected to the power-consuming device via the DC bus. Furthermore, the charging / discharging device is connected to the DC bus, and the charging / discharging device is the charging / discharging device in the first aspect of this application or in any of the embodiments of the first aspect, or the charging / discharging device is the charging / discharging device in the second aspect of this application or in any of the embodiments of the second aspect, or the charging / discharging device is the charging / discharging device in the third aspect of this application or in any of the embodiments of the third aspect.

[0039] In addition, the technical effects of the corresponding solutions in the fourth aspect can be referred to the technical effects that can be obtained by the corresponding solutions in the first to third aspects, and the repetitions will not be detailed. Attached Figure Description

[0040] Figure 1 This is a structural block diagram of an electronic system in an embodiment of this application;

[0041] Figure 2 This is a schematic diagram of a charging and discharging device in an embodiment of this application.

[0042] Figure 3a This is a schematic diagram of a circuit structure for a boost circuit provided in an embodiment of this application;

[0043] Figure 3b This is a schematic diagram of a circuit structure for a buck circuit provided in an embodiment of this application;

[0044] Figure 3c This is a schematic diagram of a circuit structure for a buck-boost circuit provided in an embodiment of this application;

[0045] Figure 4a This is a schematic diagram of a circuit structure of the charging and discharging device in an embodiment of this application.

[0046] Figure 4b This is a schematic diagram of another circuit structure of the charging and discharging device in the embodiments of this application;

[0047] Figure 5a This is a schematic diagram illustrating a power relationship in an embodiment of this application;

[0048] Figure 5b This is another schematic diagram illustrating the power relationship in the embodiments of this application;

[0049] Figure 5c This is another schematic diagram illustrating the power relationship in the embodiments of this application.

[0050] Figure label:

[0051] 1-Electronic system; 11-Power supply equipment; 12-Electrical equipment; 13-Charging and discharging device; 131-First DC-DC conversion circuit; 132-Second DC-DC conversion circuit; 133-Energy storage component; Ces-Storage capacitor; BA-Energy storage battery; Bus+-Positive DC bus, Bus-Negative DC bus. Detailed Implementation

[0052] To make the objectives, technical solutions, and advantages of this application clearer, the application will be further described in detail below with reference to the accompanying drawings. The specific operational methods in the method embodiments can also be applied to the device embodiments or system embodiments. It should be noted that in the description of this application, "at least one" refers to one or more, where "multiple" refers to two or more. Therefore, in the embodiments of this application, "multiple" can also be understood as "at least two". "And / or" describes the relationship between related objects, indicating that three relationships can exist. For example, A and / or B can represent: A existing alone, A and B existing simultaneously, and B existing alone. Furthermore, the character " / ", unless otherwise specified, generally indicates that the preceding and following related objects have an "or" relationship. And, words such as "first" and "second" are only used for distinguishing the purpose of description and should not be construed as indicating or implying relative importance or order. In addition, in the embodiments of this application, "connection" refers to electrical connection; the connection between two electrical components can be a direct connection between the two electrical components or an indirect connection through an intermediate medium. For example, A and B can be connected directly, or indirectly through one or more other electrical components, such as A and B being connected. Alternatively, A can be directly connected to C, C can be directly connected to B, and A and B can be connected through C.

[0053] It should be noted that the same reference numerals in the accompanying drawings of this application denote the same or similar structures, and therefore repeated descriptions of them will be omitted. Terms expressing position and direction described in this application are illustrative based on the accompanying drawings, but may be modified as needed, and all modifications are included within the scope of protection of this application. The accompanying drawings of this application are for illustrating relative positional relationships only and do not represent actual scale.

[0054] The charging and discharging device in this embodiment can be applied to any electronic system that requires DC-DC conversion. For example, the electronic system can be a data center system, and the power supply can be a server in the data center system. Alternatively, the electronic system can be a communication system, and the power supply can be a base station in the communication system. Or, the electronic system can be an in-vehicle system, and the power supply can be an in-vehicle power supply in the in-vehicle system. Of course, the electronic system can also be other systems that require direct current (DC) voltage conversion, which is not limited here.

[0055] Taking a data center system as an example, the computational load of processor chips in a server (such as a central processing unit (CPU) and artificial intelligence (AI) chips) varies, causing the power required by these chips to fluctuate. For instance, during operation, the computational load of a processor chip may suddenly increase, causing a sudden increase in its power requirement, resulting in a pulse-like power demand. Typically, the server's power input is connected to a DC bus, and the power on the DC bus is absorbed by the processor chip. When the processor chip's power demand suddenly increases, the power on the DC bus suddenly decreases, resulting in a pulse-like power demand on the DC bus as well. Because power supply must be continuous, it must remain stable despite the pulse-like power characteristics of the processor chip. Furthermore, to ensure the power supply safety of data center devices, it is necessary to prevent pulsed power from penetrating the power supply equipment and reaching the upstream power source (such as the mains power grid). Therefore, based on the pulsed power characteristics of processor chips, charging and discharging devices are needed in data center systems to replenish power to the system when power pulses occur, maintain power supply stability, and prevent pulsed power from penetrating the upstream power supply equipment and reaching the upstream power supply (such as the mains power grid). However, existing charging and discharging devices typically use a bidirectional DC-DC converter circuit, which prevents simultaneous charging and discharging, making it difficult to control the timing of charging and discharging, thus complicating the overall system design and reducing reliability.

[0056] To address the aforementioned issues, this application provides a charging and discharging device that can simultaneously perform charging and discharging. Furthermore, while simultaneously charging and discharging, it replenishes power to the DC bus when a power pulse occurs, reducing the overall system design complexity and improving reliability. Moreover, it reduces the risk of pulse power penetrating the upstream power supply equipment, preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further enhancing the overall system reliability.

[0057] The structure and operation of the charging and discharging device and electronic system in the embodiments of this application will be described below with reference to the accompanying drawings.

[0058] Figure 1 This is a structural block diagram of an electronic system in an embodiment of this application, with reference to... Figure 1The electronic system 1 may include a power supply device 11, a DC bus (e.g., Bus+, Bus-), and a power-consuming device 12. The input terminal of the power supply device 11 is used to receive an input voltage, and the output terminal of the power supply device 11 is connected to the power-consuming device 12 via the DC bus (e.g., Bus+, Bus-). The input voltage can be AC ​​voltage from the mains or DC voltage output from an energy storage device. The power supply device 11 can boost or buck the input voltage to convert it into DC voltage before outputting it to the DC bus (e.g., Bus+, Bus-), which then supplies power to the power-consuming device 12. Furthermore, those skilled in the art will understand that… Figure 1 The hardware structure of the electronic system 1 shown in the figure does not constitute a limitation on the electronic system 1. The electronic system 1 provided in the embodiments of this application may include more or fewer components than shown, may combine two or more components, or may have different component configurations.

[0059] In some examples, the device 12 can be a load, meaning it is directly powered by 48V. Alternatively, the device 12 can include a first-stage DC-DC converter, a second-stage DC-DC converter, and a load. The input of the first-stage DC-DC converter is connected to a DC bus (e.g., Bus+, Bus-), the output of the first-stage DC-DC converter is connected to the input of the second-stage DC-DC converter, and the output of the second-stage DC-DC converter is connected to the load. During operation, the first-stage DC-DC converter steps down the voltage on the DC bus to a DC voltage and outputs it to the second-stage DC-DC converter. The second-stage DC-DC converter steps down the received DC voltage to a DC voltage and outputs it to the load, effectively stepping down the 48V voltage before powering the load.

[0060] In some examples, the power supply device 11 may include, but is not limited to, a power supply unit (PSU). For example, the power supply device 11 may include a power factor corrector (PFC) and a pre-amplifier DC-DC converter. The PFC's input terminal receives the input voltage, and the PFC's output terminal is connected to the input terminal of the pre-amplifier DC-DC converter. The output terminal of the pre-amplifier DC-DC converter is connected to a DC bus. During operation, the PFC can boost the input voltage to a DC voltage (e.g., 400V, or other voltage values) and output it to the pre-amplifier DC-DC converter. The pre-amplifier DC-DC converter can step down the received DC voltage to a DC voltage (e.g., 48V, or other voltage values) and output it to the DC bus.

[0061] In this embodiment, reference continues to be made to... Figure 1 The electronic system 1 may further include a charging / discharging device 13, which can be connected to a DC bus (e.g., Bus+, Bus-). The DC bus (e.g., Bus+, Bus-) has a positive DC bus Bus+ and a negative DC bus Bus-. The positive terminal of the charging / discharging device 13 is connected to the positive DC bus Bus+, and the negative terminal of the charging / discharging device 13 is connected to the negative DC bus Bus-. Furthermore, the positive terminal of the power supply device 11 is connected to the positive DC bus Bus+, and the negative terminal of the power supply device 11 is connected to the negative DC bus Bus-, meaning that the power supply device 11 and the charging / discharging device 13 are connected in parallel.

[0062] For example, the DC voltage output by the power supply device 11 can be 48V, meaning that the power supply device 11 can convert the input voltage into a 48V DC voltage and output it to the DC bus to power the electrical equipment. Based on this, the DC bus in this embodiment can be a 48V bus, so that the charging and discharging device in this embodiment is located on the 48V bus.

[0063] Figure 2 This is a schematic diagram of a charging and discharging device in an embodiment of this application, with reference to... Figure 2The charging and discharging device 13 in this embodiment may include: a first DC-DC conversion circuit 131, a second DC-DC conversion circuit 132, an energy storage component 133, and a controller 134. The input terminal of the first DC-DC conversion circuit 131 and the output terminal of the second DC-DC conversion circuit 132 are connected in parallel to a DC bus (e.g., Bus+, Bus-), and the output terminal of the first DC-DC conversion circuit 131 and the input terminal of the second DC-DC conversion circuit 132 are connected in parallel to the energy storage component 133. For example, the positive terminal of the input of the first DC-DC converter circuit 131 is connected to the positive DC bus Bus+, the negative terminal of the input of the first DC-DC converter circuit 131 is connected to the negative DC bus Bus-, the positive terminal of the output of the second DC-DC converter circuit 132 is connected to the positive DC bus Bus+, and the negative terminal of the output of the second DC-DC converter circuit 132 is connected to the negative DC bus Bus-. Thus, the input of the first DC-DC converter circuit 131 and the output of the second DC-DC converter circuit 132 are connected in parallel. Furthermore, the positive terminal of the output of the first DC-DC converter 131 is connected to the positive terminal of the energy storage component 133, the negative terminal of the output of the first DC-DC converter 131 is connected to the negative terminal of the energy storage component 133, the positive terminal of the input of the second DC-DC converter 132 is connected to the positive terminal of the energy storage component 133, and the negative terminal of the input of the second DC-DC converter 132 is connected to the negative terminal of the energy storage component 133. Thus, the output of the first DC-DC converter 131 and the input of the second DC-DC converter 132 are connected in parallel.

[0064] Furthermore, the controller 134 is connected to the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132, respectively. Exemplarily, the controller 134 can be communicatively or physically connected to the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132. During operation, the controller 134 can control the operation of the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132, respectively. When the first DC-DC conversion circuit 131 is operating, it can convert the voltage of the DC bus (e.g., Bus+, Bus-) and output it to the energy storage component 133 to charge the energy storage component 133. When the second DC-DC conversion circuit 132 is operating, it can convert the voltage of the energy storage component 133 and output it to the DC bus (e.g., Bus+, Bus-) to control the discharge of the energy storage component 133. Thus, the charging and discharging device can simultaneously perform charging and discharging.

[0065] In some embodiments, the first DC-DC conversion circuit 131 can boost the voltage of the DC bus (e.g., Bus+, Bus-) and output it to the energy storage device 133, thereby charging the energy storage device 133 using a boost method. In other embodiments, the first DC-DC conversion circuit 131 can also buck the voltage of the DC bus (e.g., Bus+, Bus-) and output it to the energy storage device 133, thereby charging the energy storage device 133 using a buck method.

[0066] For example, the first DC-DC conversion circuit 131 can be configured as a boost circuit, a buck-boost circuit, or other topologies. This configuration allows for a simple structure for the first DC-DC conversion circuit 131. Furthermore, in practical applications, boost and buck-boost circuit topologies are relatively mature, making the implementation of the first DC-DC conversion circuit 131 relatively simple, thereby reducing design complexity and production costs. It is worth noting that the above is merely an example illustrating the specific topology of the first DC-DC conversion circuit 131. In actual implementation, the specific topology of the first DC-DC conversion circuit 131 is not limited to the topology provided in the embodiments of this application, and may also be other topologies known to those skilled in the art, which are not limited here.

[0067] In some embodiments, the second DC-DC conversion circuit 132 can step down the voltage of the energy storage component 133 and output it to a DC bus (e.g., Bus+, Bus-), thereby controlling the discharge of the energy storage component 133 using a step-down method. In other embodiments, the second DC-DC conversion circuit 132 can also step up the voltage of the energy storage component 133 and output it to a DC bus (e.g., Bus+, Bus-), thereby controlling the discharge of the energy storage component 133 using a step-up method.

[0068] For example, the second DC-DC converter circuit 132 can be configured as a buck circuit, a buck-boost circuit, or other topologies. This configuration allows for a simple structure for the second DC-DC converter circuit 132. Furthermore, in practical applications, buck circuit and buck-boost circuit topologies are relatively mature, making the implementation of the second DC-DC converter circuit 132 relatively simple, thereby reducing design complexity and production costs. It is worth noting that the above is merely an example illustrating the specific topology of the second DC-DC converter circuit 132. In actual implementation, the specific topology of the second DC-DC converter circuit 132 is not limited to the topology provided in the embodiments of this application, and may also be other topologies known to those skilled in the art, which are not limited here.

[0069] For example, boost circuits have various topologies, and this application does not limit the specific form of the boost circuit topology. The following schematically illustrates the topology of a boost circuit. For example, refer to... Figure 3a , Figure 3a This is a schematic diagram of a boost circuit provided in an embodiment of this application. The boost circuit 211 includes an inductor L1, switches S11 and S12. The first end of inductor L1 is connected to the positive terminal of the input terminal Vin. The second end of inductor L1 is connected to the second ends of both switches S11 and S12. The first end of switch S11 is connected to the positive terminal of the output terminal Vout, and the first end of switch S12 is connected to the negative terminal of the output terminal Vout. In some examples, when the first DC-DC converter circuit 131 is configured as the boost circuit 211, the input terminal Vin of the boost circuit 211 can be used as the input terminal of the first DC-DC converter circuit 131, and the output terminal Vout of the boost circuit 211 can be used as the output terminal of the first DC-DC converter circuit 131. Furthermore, the controller 134 can output switching signals to the control terminals of switches S11 and S12 respectively, controlling the on and off states of switches S11 and S12 to enable the boost circuit 211 to perform voltage boost conversion.

[0070] Exemplary examples show that buck circuits can have various topologies, and this application does not limit the specific form of the buck circuit topology. The following schematically illustrates the topology of a buck circuit. For example, refer to... Figure 3b , Figure 3b This is a schematic diagram of a buck circuit structure provided in an embodiment of this application. The buck circuit 212 includes an inductor L2, switches S21 and S22. The first terminal of switch S21 is connected to the positive terminal of the input terminal Vin, and the first terminal of switch S22 is connected to both the negative terminal of the input terminal Vin and the negative terminal of the output terminal Vout. The first terminal of inductor L2 is connected to the second terminals of both switches S21 and S22, and the second terminal of inductor L2 is connected to the positive terminal of the output terminal Vout. In some examples, when the second DC-DC converter circuit 132 is configured as the buck circuit 212, the input terminal Vin of the buck circuit 212 can serve as the input terminal of the second DC-DC converter circuit 132, and the output terminal Vout of the buck circuit 212 can serve as the output terminal of the second DC-DC converter circuit 132. Furthermore, the controller 134 can output switching signals to the control terminals of switches S21 and S22 respectively, controlling the on and off states of switches S21 and S22 to enable the buck circuit 212 to perform step-down conversion.

[0071] Exemplary examples show that buck-boost circuits can have various topologies, and this application does not limit the specific form of the buck-boost circuit topology. The following schematically illustrates the topology of a buck-boost circuit. For example, refer to... Figure 3c , Figure 3c This is a schematic diagram of a buck-boost circuit provided in an embodiment of this application. The buck-boost circuit 213 includes an inductor L3, switches S31 and S32. The first terminal of switch S31 is connected to the negative terminal of the input terminal Vin, and the first terminal of switch S32 is connected to the positive terminal of the output terminal Vout. The first terminal of inductor L3 is connected to the second terminals of both switches S31 and S32, and the second terminal of inductor L3 is connected to both the positive terminal of the input terminal Vin and the negative terminal of the output terminal Vout. In some examples, when the first DC-DC converter circuit 131 is configured as the buck-boost circuit 213, the input terminal Vin of the buck-boost circuit 213 can be used as the input terminal of the first DC-DC converter circuit 131, and the output terminal Vout of the buck-boost circuit 213 can be used as the output terminal of the first DC-DC converter circuit 131. Furthermore, the controller 134 can output switching signals to the control terminals of switches S31 and S32 respectively, controlling the on and off states of switches S31 and S32 to enable the buck-boost circuit 213 to perform boost conversion. In some examples, when the second DC-DC converter circuit 132 is configured as the buck-boost circuit 213, the input terminal Vin of the buck-boost circuit 213 can be used as the input terminal of the second DC-DC converter circuit 132, and the output terminal Vout of the buck-boost circuit 213 can be used as the output terminal of the second DC-DC converter circuit 132. Additionally, the controller 134 can output switching signals to the control terminals of switches S21 and S22 respectively, controlling the on and off states of switches S21 and S22 to enable the buck-boost circuit 213 to perform buck conversion.

[0072] The switches in this application embodiment can be one or more of various types of switching devices, such as relays, metal-oxide-semiconductor field-effect transistors (MOSFETs), bipolar junction transistors (BJTs), insulated-gate bipolar transistors (IGBTs), silicon carbide (SiC) MOSFETs, GaN semiconductor devices, and Schottky diodes. These will not be listed exhaustively in this application embodiment. Furthermore, each switch can include a first terminal, a second terminal, and a control terminal, wherein the control terminal is used to control the closing or opening of the switch. When the switch is closed, current can be transferred between the first terminal and the second terminal. When the switch is open, no current can be transferred between the first terminal and the second terminal. Taking a MOSFET as an example, the control terminal of the switch is the gate, the first terminal of the switch can be the source, and the second terminal can be the drain, or the first terminal can be the drain and the second terminal can be the source.

[0073] The controller 134 in this embodiment may be a field-programmable gate array (FPGA), a central processing unit (CPU), a general-purpose processor, a digital signal processing unit (DSP), an application-specific integrated circuit (ASIC), or other programmable logic devices, transistor logic devices, hardware components, or any combination thereof. It can implement or execute various exemplary logic blocks, modules, and circuits described in conjunction with the disclosure of this application. The controller 134 may also be a combination that implements computing functions, such as including one or more microprocessor combinations, a combination of a DSP and a microprocessor, etc.

[0074] It is worth mentioning that the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132 can be implemented using the same topology, thereby reducing design difficulty and production cost. Of course, in other embodiments, the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132 can also be implemented using different topologies to achieve diversification of charging and discharging devices.

[0075] In this embodiment of the application, by setting up an energy storage component 133, when the first DC-DC conversion circuit 131 is working, the energy storage component 133 can carry energy, and when the second DC-DC conversion circuit 132 is working, the energy storage component 133 can provide energy, thereby ensuring the stable operation of the charging and discharging device and improving the reliability of the charging and discharging device.

[0076] In some embodiments, the energy storage component may be configured as a storage capacitor, which carries and provides energy. For example, see reference... Figure 4a , Figure 4a This is a schematic diagram of a circuit structure of the charging and discharging device in an embodiment of this application. The energy storage component 133 is configured as a storage capacitor Ces. The positive terminal of the output terminal of the first DC-DC conversion circuit 131 and the positive terminal of the input terminal of the second DC-DC conversion circuit 132 are both connected to the first electrode plate of the storage capacitor Ces. The negative terminal of the output terminal of the first DC-DC conversion circuit 131 and the negative terminal of the input terminal of the second DC-DC conversion circuit 132 are both connected to the second electrode plate of the storage capacitor Ces.

[0077] In other embodiments, the energy storage component can also be configured as an energy storage battery. Since the voltage across the energy storage battery is more stable, undervoltage or overvoltage phenomena can be avoided. For example, see reference... Figure 4b , Figure 4b This is a schematic diagram of another circuit structure of the charging and discharging device in this application embodiment. The energy storage component 133 is configured as an energy storage battery BA. The positive terminal of the output terminal of the first DC-DC conversion circuit 131 and the positive terminal of the input terminal of the second DC-DC conversion circuit 132 are both connected to the positive terminal of the energy storage battery BA. The negative terminal of the output terminal of the first DC-DC conversion circuit 131 and the negative terminal of the input terminal of the second DC-DC conversion circuit 132 are both connected to the negative terminal of the energy storage battery BA.

[0078] It is worth mentioning that the above is only an example to illustrate the specific structure of the energy storage component 133. In specific implementation, the specific structure of the energy storage component 133 is not limited to the topology provided in the embodiments of this application, and may also be other components known to those skilled in the art, which are not limited here.

[0079] also, Figures 2 to 4b The example illustrates that "+" represents the positive end and "-" represents the negative end.

[0080] For example, combined Figure 5a , Figure 5aThis diagram illustrates a power relationship in an embodiment of this application. During operation, the processor chip consumes power from the DC bus. Sometimes, the processor chip's computational load suddenly increases, causing a sudden increase in its power requirements, resulting in a pulse-like power demand. Since the processor chip absorbs power from the DC bus, its power decreases suddenly when the processor chip's power demand increases, thus also exhibiting a pulse-like power characteristic on the DC bus. That is, the DC bus power P... bus From the power value P b1 Reduced to P b2 Based on this, during the process of controller 134 controlling the operation of the first DC-DC conversion circuit 131 and the second DC-DC conversion circuit 132, the power of the DC bus is compared with the power threshold to determine whether a power pulse has occurred on the DC bus.

[0081] In some embodiments, if the power of the DC bus is greater than a power threshold, it indicates that no power pulse has occurred on the DC bus, or the pulse power has ended. Based on this, the controller 134 can respond to the DC bus power being greater than the power threshold by controlling the input power of the first DC-DC converter circuit 131 to a first power value. This reduces control complexity by maintaining the first DC-DC converter circuit 131 operating at the same input power. It is understood that due to control limitations or other factors, the specific value of the input power of the first DC-DC converter circuit 131 may have some deviation or error in actual operation. This means that the statement "the input power of the first DC-DC converter circuit 131 is the first power value" described above may not be entirely accurate. For example, if the difference between the specific value of the input power of the first DC-DC converter circuit 131 and the first power value is within the allowable error range, then the input power of the first DC-DC converter circuit 131 can be considered as the first power value.

[0082] Furthermore, the controller 134 can also respond to the DC bus power exceeding a power threshold by controlling the output power of the second DC-DC converter circuit 132 to the third power value. This reduces control complexity by maintaining the second DC-DC converter circuit 132 at the same output power. It is understood that due to control limitations or other factors, the specific value of the output power of the second DC-DC converter circuit 132 may have some deviation or error in actual operation. Therefore, the description above of "the output power of the second DC-DC converter circuit 132 being the third power value" may not be entirely accurate. For example, if the difference between the specific value of the output power of the second DC-DC converter circuit 132 and the third power value is within the allowable error range, then the output power of the second DC-DC converter circuit 132 can be considered to be the third power value.

[0083] In some embodiments, the first power value and the third power value can be the same, thereby making the input power and output power of the entire charging and discharging device the same. This minimizes power consumption on the DC bus when no pulse power is present, maintaining the overall system's operational balance and reducing overall system power consumption. It is worth noting that due to limitations in manufacturing processes or other factors, some deviations or errors may exist in actual manufacturing processes, causing the "same" described above to be not entirely accurate. For example, the "same" described above can refer to the sameness within the allowable error range. Of course, "same" can also be understood as "substantially the same" or "completely identical." Therefore, any "same" relationship described above that roughly meets the above conditions falls within the scope of protection of this application.

[0084] In other embodiments, the first power value may be greater than the third power value. Based on this, the input power of the entire charging and discharging device may be higher than the output power, thereby maintaining its own standby power consumption and the working balance of the entire system by obtaining power from the DC bus when no pulse power appears on the DC bus.

[0085] Understandably, without affecting the overall system balance, the first power value can be made smaller than the third power value.

[0086] In some embodiments, if the power of the DC bus is less than or equal to a power threshold, it indicates that a power pulse has occurred on the DC bus, and the processor chip needs to absorb more power. Based on this, in response to the DC bus power being less than or equal to the power threshold, the controller 134 can control the input power of the input terminal of the first DC-DC conversion circuit 131 and the output power of the output terminal of the second DC-DC conversion circuit 132. This allows for simultaneous charging and discharging, and when a power pulse occurs on the DC bus, additional power can be supplied to the DC bus to meet the processor chip's power requirements. This reduces the complexity of the overall system design and improves reliability. Furthermore, it reduces the risk of power pulses penetrating the power supply equipment, preventing power pulses from reaching the upstream power supply (e.g., the mains power grid), further improving the overall system reliability.

[0087] For example, the power threshold can be set to the power value P. b1 -ΔP1, where ΔP1 can be zero or a value greater than zero. When ΔP1 is a value greater than zero, ΔP1 can approach zero, or ΔP1 can be set according to the needs of the actual application scenario, without any restrictions here.

[0088] In this embodiment of the application, the control process of the input power at the input terminal of the first DC-DC conversion circuit 131 and the output power at the output terminal of the second DC-DC conversion circuit 132 can have a variety of control methods, which will be described in detail below.

[0089] First control method:

[0090] The input power at the input terminal of the first DC-DC conversion circuit 131 and the output power at the output terminal of the second DC-DC conversion circuit 132 are both adjusted.

[0091] For example, combined Figure 5a The controller 134 controls the input power P at the input terminal of the first DC-DC converter circuit 131. dc1 By reducing the first power value P1 to the second power value P2, the power used to charge the energy storage component 133 can be reduced from the first power value P1. Furthermore, the output power P at the output terminal of the second DC-DC conversion circuit 132 is controlled. dc2 The power value is increased from the third power value P3 to the fourth power value P4, thereby increasing the discharge power of the energy storage component 133 based on the third power value P3.

[0092] Furthermore, by setting the fourth power value P4 to be greater than the second power value P2, the difference between the fourth power value P4 and the second power value P2 (i.e., P4-P2) becomes the power supplied to the DC bus by the entire charging and discharging device. Therefore, when pulse power appears on the DC bus, the charging power can be limited so that the discharging power is higher than the charging power, thus supplementing the DC bus with additional power to meet the power requirements of the processor chip. This reduces the complexity of the overall system design and improves reliability. Moreover, it reduces the risk of pulse power penetrating the power supply equipment, preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the reliability of the entire system.

[0093] In some embodiments, the value of the fourth power value P4 minus the second power value P2 (i.e., P4-P2) can be compared with the change in power of the DC bus (i.e., P... b1 -P b2 Related to the amount of power change on the DC bus (i.e., P) b1 -P b2 This allows adjustment of the input power at the input terminal of the first DC-DC converter circuit 131 and the output power at the output terminal of the second DC-DC converter circuit 132. For example, the value of the fourth power value P4 minus the second power value P2 (i.e., P4-P2) can be adjusted relative to the change in power of the DC bus (i.e., P...). b1 -P b2 The difference between ) satisfies the threshold interval [P] b1 -P b2 -ΔP2, P b1 -P b2 [+ΔP2], thus, not only can power be supplemented to the DC bus, but also excessive power supplementation to the DC bus can be avoided, which could damage the DC bus or other devices in the electronic equipment. For example, ΔP2 can be set to zero or a value greater than zero. When ΔP2 is set to a value greater than zero, it can be set to a value of 1, 5, 10, etc., or it can be made to approach zero. The specific value is not limited here.

[0094] In some embodiments, the fourth power value P4 can be greater than the first power value P1, thereby further increasing the difference between the fourth power value P4 and the second power value P2 (i.e., P4-P2), which is beneficial for supplementing more power to the DC bus.

[0095] In some embodiments, the input power at the input terminal of the first DC-DC conversion circuit 131 can be reduced from a first power value to a second power value in various ways, which are illustrated below.

[0096] The first implementation method involves controlling the input power at the input terminal of the first DC-DC conversion circuit 131 to gradually decrease from a first power value P1 according to a first power adjustment step size until it decreases to a second power value P2. For example, the first power adjustment step size is ΔP. b1 For example, the input power at the input terminal of the first DC-DC converter circuit 131 can be controlled sequentially according to P1, P1-ΔP. b1 P1-2ΔP b1 P1-3ΔP b1 ...P1-n*ΔP b1 The input power of the first DC-DC converter circuit 131 is gradually reduced from the first power value P1 to the second power value P2. This reduces sudden changes in the input power of the first DC-DC converter circuit 131, improves the stability of the power on the DC bus, and enhances the reliability of the entire system. Here, n can be a natural number such as 1, 2, 3, 4, 5, or 6. The specific value of n can be determined according to the requirements of the actual application scenario and is not limited here.

[0097] For example, the first power adjustment step size can be a constant value, so that the input power of the input terminal of the first DC-DC conversion circuit 131 can be reduced based on the same amount of change, so that the input power of the input terminal of the first DC-DC conversion circuit 131 is reduced at a constant gradient, so that the decreasing trend of its input power is constant, and further improves the stability of power on the DC bus.

[0098] For example, as the input power value at the input terminal of the first DC-DC conversion circuit 131 decreases, the first power adjustment step size can also be reduced accordingly, thereby changing the decreasing trend of the input power at the input terminal of the first DC-DC conversion circuit 131 from fast to slow, further improving the stability of the power on the DC bus.

[0099] For example, as the input power value at the input terminal of the first DC-DC conversion circuit 131 decreases, the first power adjustment step size can be increased accordingly, thereby changing the decreasing trend of the input power at the input terminal of the first DC-DC conversion circuit 131 from slow to fast. This not only improves the stability of the power on the DC bus, but also prevents the first DC-DC conversion circuit 131 from absorbing too much power on the DC bus, so that more power on the DC bus can be supplied to the electrical equipment.

[0100] The second implementation involves controlling the input power at the input terminal of the first DC-DC conversion circuit 131 to switch from a first power value P1 to a second power value P2. This allows the input power at the input terminal of the first DC-DC conversion circuit 131 to switch quickly, preventing the first DC-DC conversion circuit 131 from absorbing too much power from the DC bus, thus allowing more power from the DC bus to be supplied to the electrical equipment.

[0101] In some embodiments, there are various implementation methods for increasing the output power of the output terminal of the second DC-DC conversion circuit 132 from a third power value to a fourth power value, which are illustrated below.

[0102] The first implementation method involves controlling the output power of the second DC-DC converter circuit 132 to gradually increase from the third power value P3 according to the second power adjustment step size until it reaches the fourth power value P4. For example, the second power adjustment step size is ΔP. b2 For example, the output power of the second DC-DC converter circuit 132 can be controlled sequentially according to P3, P3+ΔP. b2 P3+2ΔP b2 P3+3ΔP b2 ...P3+m*ΔP b2 The power values ​​P3, P4, and P4 are increased sequentially. This allows the output power of the second DC-DC converter circuit 132 to gradually transition from the third power value P3 to the fourth power value P4, reducing sudden changes in output power and improving power stability on the DC bus, thus enhancing the overall system reliability. Here, m can be a natural number such as 1, 2, 3, 4, 5, or 6. The specific value of m can be determined based on the requirements of the actual application scenario and is not limited here.

[0103] For example, the second power adjustment step size can be a constant value, so that the output power of the output terminal of the second DC-DC conversion circuit 132 can be increased based on the same amount of change, so that the output power of the output terminal of the second DC-DC conversion circuit 132 increases at a constant gradient, so that the increasing trend of its input power is constant, and further improves the stability of power on the DC bus.

[0104] For example, as the output power of the second DC-DC converter circuit 132 increases, the second power adjustment step size can be reduced accordingly, thereby slowing down the rate of increase of the output power of the second DC-DC converter circuit 132 and further improving the stability of the power on the DC bus.

[0105] For example, as the output power of the second DC-DC converter circuit 132 increases, the second power adjustment step size can also be increased accordingly, so that the increasing trend of the output power of the second DC-DC converter circuit 132 changes from slow to fast. In this way, while improving the power stability on the DC bus, power can also be supplied to the DC bus as quickly as possible, so that more power on the DC bus can be supplied to the electrical equipment.

[0106] The second implementation involves controlling the output power of the second DC-DC converter circuit 132 to jump from the third power value P3 to the fourth power value P4. This allows the output power of the second DC-DC converter circuit 132 to jump quickly, supplying power to the DC bus as soon as possible, thereby enabling more power to be supplied to the electrical equipment on the DC bus.

[0107] Understandably, in practical applications, different implementations of reducing the input power of the first DC-DC converter circuit 131 from a first power value to a second power value can be combined with different implementations of increasing the output power of the second DC-DC converter circuit 132 from a third power value to a fourth power value. For example, combining the method of reducing the first power value to the second power value based on a constant first power adjustment step size with the method of increasing the third power value to the fourth power value based on a constant second power adjustment step size can increase the difference between the fourth power value P4 and the second power value P2 in a gradient manner, further ensuring the power stability on the DC bus. Alternatively, the method of reducing the first power value to the second power value based on increasing the first power adjustment step size can be combined with the method of increasing the third power value to the fourth power value based on increasing the second power adjustment step size. This can rapidly increase the difference between the fourth power value P4 and the second power value P2, thereby replenishing power to the DC bus as quickly as possible while ensuring the power stability on the DC bus. The rest can be deduced similarly and will not be elaborated here.

[0108] In practical applications, the pulse power is not always present. After the pulse power has passed, if the input power of the first DC-DC conversion circuit 131 is still controlled to the second power value P2 and the output power of the second DC-DC conversion circuit 132 is still controlled to the fourth power value P4, the power on the DC bus will be too high, affecting the reliability of the entire system. Based on this, in this embodiment, after controlling the input power of the first DC-DC conversion circuit 131 to the second power value P2 and the output power of the second DC-DC conversion circuit 132 to the fourth power value P4, the input power of the first DC-DC conversion circuit 131 and the output power of the second DC-DC conversion circuit 132 can be re-controlled according to the relationship between the power of the DC bus and the power threshold. This achieves cyclic control of the input power of the first DC-DC conversion circuit 131 and the output power of the second DC-DC conversion circuit 132, so that the charging and discharging device can operate with low energy and high efficiency. Based on this, if the power of the DC bus is greater than the power threshold, the controller 134 can re-control the input power of the first DC-DC conversion circuit 131 to increase from the second power value P2 to the first power value P1, and re-control the output power of the output terminal of the second DC-DC conversion circuit 132 to decrease from the fourth power value P4 to the third power value P3, thereby reducing the control complexity.

[0109] For example, in the implementation of controlling the input power of the first DC-DC conversion circuit 131 to increase from the second power value P2 to the first power value P1, it can be based on the opposite trend of the implementation of controlling the input power of the first DC-DC conversion circuit 131 to decrease from the first power value P1 to the second power value P2, which will not be elaborated here.

[0110] For example, in the implementation of controlling the output power of the second DC-DC conversion circuit 132 to decrease from the fourth power value P4 to the third power value P3, it can be based on the opposite trend of the implementation of controlling the output power of the second DC-DC conversion circuit 132 to increase from the third power value P3 to the fourth power value P4, which will not be elaborated here.

[0111] The second control method:

[0112] The input power of the first DC-DC converter circuit 131 is adjusted to keep the output power of the second DC-DC converter circuit 132 constant.

[0113] For example, combined Figure 5b , Figure 5b This is another schematic diagram of power relationships in the embodiments of this application. The controller 134 controls the input power P at the input terminal of the first DC-DC conversion circuit 131. dc1By reducing the first power value P1 to the second power value P2, the power required to charge the energy storage component 133 can be reduced from the first power value P1. Furthermore, the input power P... dc1 The implementation method for reducing the first power value P1 to the second power value P2 can be referred to the relevant description in the first control method, and will not be repeated here.

[0114] Furthermore, the controller 134 also controls the output power of the second DC-DC conversion circuit 132 to maintain a third power value P3, and makes the third power value P3 greater than the second power value P2. The difference between the third power value P3 and the second power value P2 (i.e., P3-P2) is the power supplied to the DC bus by the entire charging and discharging device. This also allows the output power of the second DC-DC conversion circuit 132 to be higher than the adjusted input power of the first DC-DC conversion circuit 131, thereby limiting the charging power. When pulse power appears on the DC bus, the discharging power is higher than the charging power, achieving power supplementation to the DC bus primarily through discharging. This reduces the complexity of the overall system design and improves reliability. Moreover, by supplementing the DC bus with additional power, the power requirements of the processor chip can be met, thereby reducing the risk of pulse power penetrating the power supply equipment and preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the reliability of the entire system.

[0115] In some embodiments, the input power P of the first DC-DC conversion circuit 131 dc1 After the power value P1 is reduced to the second power value P2, if the power of the DC bus is greater than the power threshold, the controller 134 can re-control the input power of the first DC-DC conversion circuit 131 to increase from the second power value P2 back to the first power value P1. Furthermore, for the implementation method of controlling the input power of the first DC-DC conversion circuit 131 to increase from the second power value P2 to the first power value P1, please refer to the relevant description in the first control method; details will not be repeated here.

[0116] The third control method:

[0117] The input power at the input terminal of the first DC-DC conversion circuit 131 is kept constant, while the output power at the output terminal of the second DC-DC conversion circuit 132 is adjusted.

[0118] For example, combined Figure 5c , Figure 5c This is another schematic diagram of power relationships in the embodiments of this application. The controller 134 controls the output power P of the output terminal of the second DC-DC conversion circuit 132. dc2By increasing the power value from the third power value P3 to the fourth power value P4, the power discharged by the energy storage component 133 can be increased based on the third power value P3. Furthermore, the output power P... dc2 The implementation method for increasing the power value from the third power value P3 to the fourth power value P4 can be referred to the relevant description in the first control method, and will not be repeated here.

[0119] Furthermore, the controller 134 also controls the input power of the first DC-DC conversion circuit 131 to remain at the first power value P1, and makes the fourth power value P4 greater than the first power value P1. The difference between the fourth power value P4 and the first power value P1 (i.e., P4-P1) is the power supplied to the DC bus by the entire charging and discharging device. This also allows the adjusted output power of the second DC-DC conversion circuit 132 to be higher than the input power of the first DC-DC conversion circuit 131, thereby limiting the charging power. When pulse power appears on the DC bus, the discharging power is higher than the charging power, achieving power supplementation to the DC bus primarily through discharging. This reduces the complexity of the overall system design and improves reliability. Moreover, by supplementing the DC bus with additional power, the power requirements of the processor chip can be met, thereby reducing the risk of pulse power penetrating the power supply equipment and preventing pulse power from reaching the upstream power supply (e.g., the mains power grid), further improving the reliability of the entire system.

[0120] In some embodiments, the output power P at the output terminal of the second DC-DC conversion circuit 132 is... dc2 After the power value P3 is increased to the fourth power value P4, if the power of the DC bus is greater than the power threshold, the controller 134 can re-control the output power P at the output terminal of the second DC-DC conversion circuit 132. dc2 The power value P4 is reduced to the third power value P3. Furthermore, the output power P at the output terminal of the control second DC-DC converter circuit 132 is also reduced. dc2 The implementation method for reducing the fourth power value P4 to the third power value P3 can be referred to the relevant description in the first control method, and will not be repeated here.

[0121] Understandably, Figures 5a to 5c In the middle, the power P of the DC bus bus Medium pulse power P b2 Previous power P b1 , and pulse power P b2 The subsequent power P b1 Although both use P b1 It can be expressed as, but they can be the same or different; therefore, the pulse power P b2 Previous power P b1 , and pulse power Pb2 The subsequent power P b1 The specific value can be determined based on the needs of the actual application scenario.

[0122] Furthermore, in some embodiments, the number of charging and discharging devices can be set according to different application requirements. For example, the number of charging and discharging devices can be arbitrarily expanded based on the electronic system's ability to withstand pulse power. For instance, in some electronic systems with better pulse power tolerance, the number of charging and discharging devices can be reduced to match application requirements, thereby lowering costs without affecting the overall operation of the electronic system. In other electronic systems with poorer pulse power tolerance, the number of charging and discharging devices can be increased to match application requirements, thereby improving the electronic system's ability to withstand pulse power and supporting higher amplitude and longer duration pulse power waveforms without affecting the overall operation of the electronic system. For example, if a charging and discharging device can improve the pulse power tolerance by 1.5 times and 30ms, the ability of the electronic system to withstand pulse power can be multiplied by expanding the number of charging and discharging devices, without affecting the overall system operation.

[0123] The above description is only a specific implementation of this application, but the protection scope of this application is not limited thereto. Any changes or substitutions that can be easily conceived by those skilled in the art within the scope of the technology disclosed in this application should be included within the protection scope of this application.

Claims

1. A charging and discharging device, characterized in that, include: A first DC-DC to DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller; The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to the DC bus, and the output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively; The controller is used for: The first DC-DC conversion circuit and the second DC-DC conversion circuit are controlled to operate respectively. When the first DC-DC conversion circuit is operating, it converts the voltage of the DC bus and outputs it to the energy storage component. When the second DC-DC conversion circuit is operating, it converts the voltage of the energy storage component and outputs it to the DC bus. During the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the power of the DC bus being less than or equal to a power threshold, the input power of the input terminal of the first DC-DC conversion circuit is controlled to decrease from a first power value to a second power value, and the output power of the output terminal of the second DC-DC conversion circuit is controlled to increase from a third power value to a fourth power value; wherein the fourth power value is greater than the second power value.

2. A charging and discharging device, characterized in that, include: A first DC-DC to DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller; The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to the DC bus, and the output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively; The controller is used for: The first DC-DC conversion circuit and the second DC-DC conversion circuit are controlled to operate respectively. When the first DC-DC conversion circuit is operating, it converts the voltage of the DC bus and outputs it to the energy storage component. When the second DC-DC conversion circuit is operating, it converts the voltage of the energy storage component and outputs it to the DC bus. During the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the power of the DC bus being less than or equal to a power threshold, the input power of the input terminal of the first DC-DC conversion circuit is reduced from a first power value to a second power value, and the output power of the output terminal of the second DC-DC conversion circuit is controlled to a third power value; wherein the third power value is greater than the second power value.

3. The charging and discharging device as described in claim 1 or 2, characterized in that, The control of reducing the input power at the input terminal of the first DC-DC conversion circuit from a first power value to a second power value includes: The input power at the input terminal of the first DC-DC conversion circuit is controlled to gradually decrease from the first power value according to the first power adjustment step size until it is reduced to the second power value.

4. A charging and discharging device, characterized in that, include: A first DC-DC to DC-DC conversion circuit, a second DC-DC conversion circuit, an energy storage component, and a controller; The input terminal of the first DC-DC conversion circuit and the output terminal of the second DC-DC conversion circuit are connected in parallel to the DC bus, and the output terminal of the first DC-DC conversion circuit and the input terminal of the second DC-DC conversion circuit are connected in parallel to the energy storage component. The controller is connected to the first DC-DC conversion circuit and the second DC-DC conversion circuit respectively; The controller is used for: The first DC-DC conversion circuit and the second DC-DC conversion circuit are controlled to operate respectively. When the first DC-DC conversion circuit is operating, it converts the voltage of the DC bus and outputs it to the energy storage component. When the second DC-DC conversion circuit is operating, it converts the voltage of the energy storage component and outputs it to the DC bus. During the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the power of the DC bus being less than or equal to a power threshold, the input power of the input terminal of the first DC-DC conversion circuit is controlled to a first power value, and the output power of the output terminal of the second DC-DC conversion circuit is controlled to increase from a third power value to a fourth power value; wherein the fourth power value is greater than the first power value.

5. The charging and discharging device as described in claim 1 or 4, characterized in that, The control of increasing the output power of the output terminal of the second DC-DC conversion circuit from a third power value to a fourth power value includes: The output power of the output terminal of the second DC-DC conversion circuit is controlled to gradually increase from the third power value according to the second power adjustment step size until it increases to the fourth power value.

6. The charging and discharging device according to any one of claims 1-5, characterized in that, The controller is also used for: During the operation of the first DC-DC conversion circuit and the second DC-DC conversion circuit, in response to the power of the DC bus being greater than the power threshold, the input power of the input terminal of the first DC-DC conversion circuit is controlled to the first power value, and the output power of the output terminal of the second DC-DC conversion circuit is controlled to the third power value.

7. The charging and discharging device according to any one of claims 1-6, characterized in that, The step of converting the voltage of the DC bus and outputting it to the energy storage component includes: The voltage of the DC bus is boosted and then output to the energy storage component.

8. The charging and discharging device according to any one of claims 1-7, characterized in that, The step of converting the voltage of the energy storage component and outputting it to the DC bus includes: The voltage of the energy storage component is stepped down and then output to the DC bus.

9. The charging and discharging device according to any one of claims 1-8, characterized in that, The energy storage component includes a storage capacitor or an energy storage battery.

10. An electronic system, characterized in that, It includes a power supply device, a DC bus, electrical equipment, and a charging and discharging device as described in any one of claims 1-9, wherein the charging and discharging device is connected to the DC bus; The input terminal of the power supply device is used to receive the input voltage, and the output terminal of the power supply device is connected to the electrical device through the DC bus.