PCB and image signal generator

By adding a 0-ohm resistor or jumper between the power feedback pin of the power chip and the power output terminal of the PCB, the failure problem caused by the direct connection between the power feedback pin and the power output pin was solved, and normal voltage detection of the power feedback pin was realized.

CN223829515UActive Publication Date: 2026-01-23WUHAN JINGLI ELECTRONICS TECH +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202520140002.4
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-01-21
Publication Date
2026-01-23
Estimated Expiration
2035-01-21

AI Technical Summary

Technical Problem

In PCB design, the power feedback pin and power output pin of a power chip are often directly connected together, which can lead to the failure of the feedback pin.

Method used

Add a 0-ohm resistor or jumper between the power feedback pin of the power chip and the power output terminal of the PCB to make them two independent networks, ensuring that the power feedback pin can detect voltage independently from the remote end.

Benefits of technology

By separating the power feedback pin and the power output pin into two different networks, direct connection is avoided, ensuring that the power feedback pin can perform the voltage detection function normally.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223829515U_ABST
    Figure CN223829515U_ABST
Patent Text Reader

Abstract

The utility model discloses a PCB and an image signal generator, and belongs to the technical field of PCB design. A resistor or a jumper wire is additionally designed in the PCB, one end of the resistor or the jumper wire is connected with the power output end of the PCB, and the other end of the resistor or the jumper wire is connected with the feedback pin of the power supply chip, namely, the power supply feedback wire is independently connected into the power supply feedback pin of the power supply chip from the power output end at the far end through the resistor or the jumper wire. The adjacent power supply feedback pin and power supply output pin in the power supply chip are divided into two different networks, so that the direct connection of the power supply feedback pin and the power supply output pin at the chip end can be completely avoided, and the voltage can be detected from the far end through the power supply feedback pin.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The application belongs to the technical field of printed circuit board (PCB) design, and more particularly to a PCB and an image signal generator. BACKGROUND

[0002] At present, the power supply chip has high integration, and the circuit of the prior art scheme is shown in Figure 1 , the power supply feedback pin C4 directly leads to the power supply output end ELVSS_OUT of the PCB. From the outside of the power supply chip, the power supply feedback pin and the power supply output pin are located in the same network in the PCB. As shown in Figure 2 , in the PCB, the red part is the chip package, and the internal dots are the pads of the PCB for soldering the chip, wherein the blue dots correspond to the output pins A4, B4, A5, B5 and C5 of the power supply chip, i.e. the ELVSS_A phase output end and the ELVSS_B phase output end; wherein the yellow dot corresponds to the feedback pin C4 of the power supply chip, i.e. the feedback end ELVSS_FB. Since the above six pins are located in the same network in the PCB, they are easily connected together during the copper laying process of the PCB.

[0003] The requirement for the use of the power supply chip is that the C4 pin is used as the power supply feedback, which needs to be pulled back to the power supply chip from the remote output end, and cannot be directly connected to the output pins A4, B4, A5, B5 and C5 at the chip end. Since the feedback pin C4 and the power supply output pins A4, B4, A5, B5 and C5 are adjacent and located in the same network in the PCB design of the power supply chip, it is easy to present the error in Figure 2 in the PCB design process of the power supply chip, which directly connects the feedback pin and the power supply output pin at the chip end, causing the feedback pin to fail. CONTENT OF THE UTILITY MODEL

[0004] In view of the above defects or improvement needs of the prior art, the application provides a PCB and an image signal generator, which aims to solve the technical problem that in the PCB design process of the power supply chip, the adjacent power supply feedback pin and the power supply output pin are easily directly connected at the chip end, causing the power supply feedback pin to fail.

[0005] To achieve the above-mentioned purpose, in a first aspect, the application provides a PCB, which comprises a power supply chip and a foolproof device, the power supply feedback pin and the power supply output pin of the power supply chip are adjacent, one end of the foolproof device is connected to the power supply output end of the PCB, and the other end is connected to the power supply feedback pin.

[0006] Preferably, the foolproof device is a resistor.

[0007] Preferably, the resistance is 0 ohm.

[0008] Preferably, the fool-proof device is a jumper.

[0009] Preferably, the fool-proof device and the power feedback pin of the power supply chip are located in a first network in the PCB; and the power output pin of the power supply chip is located in a second network in the PCB.

[0010] Preferably, the fool-proof device and the power supply chip are located in the same layer of the PCB.

[0011] Preferably, the wire between the fool-proof device and the power supply chip is located in the next layer of the layer where the power supply chip is located.

[0012] Preferably, the PCB is at least a first-order HDI structure.

[0013] Preferably, the fool-proof device is located at the rear end of the power output filtering capacitor.

[0014] In a second aspect, the present application provides an image signal generator, characterized in that it comprises the PCB of any one of the first aspect.

[0015] Overall, compared with the prior art, the above technical solutions conceived by the present application have the following beneficial effects:

[0016] In the PCB of the present application, a jumper or a 0 ohm resistor is added between the power feedback pin of the power supply chip and the power output end of the PCB, that is, the power feedback line is separately connected to the power feedback pin from the power output end through the jumper or the 0 ohm resistor. Thus, in the PCB design, the adjacent power feedback pin and the power output pin are divided into two different networks, which can completely avoid the direct connection of the power feedback pin and the power output pin at the chip end, and ensure that the power feedback pin can realize the voltage detection function. BRIEF DESCRIPTION OF DRAWINGS

[0017] Figure 1 is a circuit schematic diagram of an existing power supply chip in the background art.

[0018] Figure 2 is a PCB design diagram of an existing power supply chip in the background art.

[0019] Figure 3 is a circuit schematic diagram of a power supply chip provided by an embodiment of the present application.

[0020] Figure 4 is a PCB design diagram provided by an embodiment of the present application.

[0021] Figure 5A PCB design diagram that a power supply feedback pin is connected to a PCB power supply output end through a resistor is provided in the embodiment of the present application.

[0022] Figure 6 A PCB design diagram that a power supply feedback pin is connected to a PCB power supply output end through a jumper is provided in the embodiment of the present application. DETAILED DESCRIPTION

[0023] In order to make the purpose, technical solutions and advantages of the present application more clear, the present application is further described in detail below in combination with the drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present application and not used to limit the present application.

[0024] Embodiment 1

[0025] Figure 3 A circuit schematic diagram of embodiment 1 provided by the present application is shown in the figure. As shown in the figure, a 0 OHM resistor R is added between the power supply feedback pin C4 and the power supply output end ELVSS_OUT on the power supply chip. One end of the resistor R is connected to the power supply feedback pin C4, and the other end of the resistor R25 is connected to the power supply output end ELVSS_OUT.

[0026] Since the power supply feedback pin C4 is not directly connected to the output end, in the PCB design of the embodiment, the network of the power supply feedback pin C4 is inconsistent with the network of the power supply output pins A4, B4, A5, B5 and C5, that is, the power supply feedback pin C4 and the power supply output pins A4, B4, A5, B5 and C5 are not connected at the chip end, for specific reference is made to the PCB diagram of Figure 4 , the blue part is the network where the power supply output pins are located, and the power supply feedback pin is located in another network.

[0027] In the embodiment, a feedback line is separately pulled out from the power supply feedback pin C4 to a 0 OHM resistor. One end of the resistor is connected to the power supply feedback pin C4, and the other end of the resistor is connected to the power supply output end of the PCB. As shown in Figure 5 , the yellow part in the figure is the feedback line.

[0028] Therefore, in the PCB design of the embodiment, the voltage can be detected from the remote end through the power supply feedback pin C4.

[0029] Embodiment 2

[0030] As shown in Figure 6 , a feedback line is separately pulled out from the power supply feedback pin C4 to a jumper, and then the jumper is connected to the power supply output end of the PCB, that is, one end of the jumper is connected to the power supply feedback pin C4, and the other end of the jumper is connected to the power supply output end. Figure 6 The middle part of the jumper in the figure is the jumper.

[0031] Thus, in the PCB design of the embodiment, the voltage from the remote end can be detected through the power supply feedback pin C4.

[0032] Embodiment 3

[0033] The embodiment discloses an image signal generator, which comprises a PCB, the PCB adopts a 1st-order HDI structure, and the PCB comprises a power supply chip and a resistor.

[0034] The power supply feedback pin of the power supply chip is adjacent to a power supply output pin, one end of the resistor is connected to a power supply output end of the PCB, and the other end of the resistor is connected to the power supply feedback pin; and the resistance value of the resistor is 0 ohm.

[0035] In the PCB, the foolproof device and the power supply chip are located on the same layer of the PCB, and the wire between the foolproof device and the power supply chip is located on the next layer of the layer where the power supply chip is located, so that the via length of the wire is the shortest, and the anti-interference is optimal.

[0036] In the PCB, a power supply output filter capacitor is further included, the power supply output filter capacitor is located between the power supply output end ELVSS_OUT and the grounding point of the PCB, and is used to improve the quality and stability of the power supply output. The 0-ohm resistor is located at the rear end of the power supply output filter capacitor.

[0037] HDI (High Density Interconnect) is a technology for manufacturing high-density and high-performance printed circuit boards. The HDI printed circuit board realizes higher wiring density and better electrical performance by using smaller hole diameters, thinner line widths and line spacings, and more complex lamination structures. The 1st-order HDI usually adopts a "1+N+1" structure, that is, one high-density interconnection layer is added on both sides of a core board.

[0038] As known by those skilled in the art, the PCB adopting a 2nd-order or 3rd-order HDI structure can also achieve the technical effects of the application.

[0039] Embodiment 4

[0040] The embodiment discloses a process for improving an existing power supply chip PCB into the power supply chip PCB of the application in a PCB design process, and specifically comprises the following steps.

[0041] S1, in the PCB design diagram, a 0-ohm resistor is added between the power supply feedback pin of the power supply chip and the power supply output end of the PCB;

[0042] S2, in the PCB design diagram, the resistor is placed at the rear end of the power supply output filter capacitor.

[0043] S3, in the PCB design diagram, the power feedback pin and 0 OHM resistor are located in the first network; the power output pin is located in the second network.

[0044] Embodiment 5:

[0045] This embodiment discloses a process of improving an existing power chip PCB to the power chip PCB of the present application in the PCB design process, specifically comprising the following steps:

[0046] S1, in the PCB design diagram, a jumper is added, which is located between the power feedback pin of the power chip and the PCB power output end;

[0047] S2, in the PCB design diagram, the jumper is placed behind the power output filter capacitor;

[0048] S3, in the PCB design diagram, the power feedback pin and the jumper are located in the first network; the power output pin is located in the second network.

[0049] Through the method steps in embodiments 4 and 5, the feedback pin and the power output pin can be directly connected at the chip end in the power chip PCB design process, so that the power feedback pin can detect the voltage from the remote end.

[0050] It should be understood that expressions such as "include" and "may include" that can be used in the present application indicate the presence of disclosed functions, operations or constituent elements, and do not limit one or more additional functions, operations and constituent elements. In the present application, terms such as "include" and / or "have" can be interpreted to mean that specific features, numbers, operations, constituent elements, components or combinations thereof are present, but cannot be interpreted to exclude the presence or addition of one or more other features, numbers, operations, constituent elements, components or combinations thereof.

[0051] In the description of the embodiments of the present application, it should be noted that unless otherwise clearly specified and limited, the term "connection" should be understood broadly, for example, "connection" can be detachable connection, or can be non-detachable connection; can be direct connection, or can be indirect connection through intermediate medium. Among them, "fixed connection" refers to the relative position relationship after being connected with each other is unchanged. "Rotary connection" refers to the relative rotation after being connected with each other. "Sliding connection" refers to the relative sliding after being connected with each other. The orientation language mentioned in the embodiments of the present application, for example, "top", "bottom", "inner", "outer", "left", "right" and the like, is only the direction of the reference drawing, therefore, the orientation language used is for better and clearer description and understanding of the embodiments of the present application, and is not indicative or implied that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, therefore, it cannot be understood as a limitation on the embodiments of the present application.

[0052] It can be understood that the various numbers involved in the embodiments of the present application are only for the convenience of differentiation in the description, and are not used to limit the scope of the embodiments of the present application.

[0053] The above is only a specific implementation of the present application, but the protection scope of the present application is not limited thereto, any person skilled in the art can easily think of changes or replacements within the technical scope disclosed by the present application, which should be covered within the protection scope of the present application. Therefore, the protection scope of the present application should be subject to the protection scope of the claims.

Claims

1. A PCB, characterized in that, The PCB includes a power chip and a foolproof device. The power feedback pin and the power output pin of the power chip are adjacent. One end of the foolproof device is connected to the power output terminal of the PCB, and the other end is connected to the power feedback pin.

2. The PCB according to claim 1, characterized in that, The foolproof device is a resistor.

3. The PCB according to claim 2, characterized in that, The resistance value of the resistor is 0 ohms.

4. The PCB according to claim 1, characterized in that, The foolproof device is a jumper.

5. The PCB according to claim 1, characterized in that, The power feedback pin of the error prevention device and the power chip is located in the first network of the PCB; the power output pin of the power chip is located in the second network of the PCB.

6. The PCB according to claim 1, characterized in that, The foolproof device and the power chip are located on the same layer of the PCB.

7. The PCB according to claim 6, characterized in that, The trace between the error prevention device and the power chip is located on the layer below the layer where the power chip is located.

8. The PCB according to claim 1, characterized in that, The PCB is at least a first-order HDI structure.

9. The PCB according to claim 1, characterized in that, The foolproof device is located at the rear end of the power output filter capacitor.

10. An image signal generator, characterized in that, It includes the PCB as described in any one of claims 1-9.