Verification method and device of chip register, equipment and medium

By obtaining and processing the parameter information of chip registers, generating files with different set values ​​and integrating them into the verification environment, the automated verification of chip registers is achieved, solving the problem of insufficient verification in the existing technology and improving the efficiency of verification and accuracy.

CN119088631AInactive Publication Date: 2024-12-06HUANLING (SHANGHAI) TECHNOLOGY CO LTD

Patent Information

Application Number
CN202411570872.1
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-11-06
Publication Date
2024-12-06
Estimated Expiration
Not applicable · inactive patent

AI Technical Summary

Technical Problem

The existing digital chip verification methods have limitations in register verification, making it difficult to find register mapping errors, resulting in insufficient verification and possible bug legacy.

Method used

By obtaining the register parameter information of the chip to be verified, processing and generating register-related files with different set values, using scripts to integrate these files into the verification environment, realizing automated verification, including read and write tests and bit-by-bit operations, ensuring the accuracy of verification sex.

Benefits of technology

It improves the efficiency and reusability of verification, realizes full verification of chip registers, enhances the accuracy of register mapping problem detection, reduces bug legacy, and improves chip quality.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119088631A_ABST
    Figure CN119088631A_ABST
Patent Text Reader

Abstract

The invention provides a verification method and device of a chip register, equipment and a medium. The verification method comprises the steps of obtaining parameter information of a register in a to-be-verified chip and processing the parameter information to obtain data in a set format; based on the data in the set format, register related files containing different set values are generated through scripts; and integrating the register related file into a verification environment through the script so as to automatically verify the register in the chip to be verified according to different set values. According to the technical scheme, the data in the set format is converted into the register related file through the script, the verification efficiency is improved, the verification reusability can be improved, the chip register is verified through different set values, full verification of the chip register can be achieved, and the accuracy of register mapping problem detection is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of integrated circuit technology, and in particular to a chip register verification method, device, equipment and medium. Background Art

[0002] In digital chips, registers play a very important role. Circuits can change their behavior according to register values ​​to achieve different modes or functions. Usually, chip verification environments built based on UVM use register models to configure registers to simplify the configuration process and reduce verification workload. Since the general register description of digital chips is in the form of an Excel table, although it can simply and clearly present the contents of each module register, the Excel table cannot be directly converted into a ralf file or register model, which poses a certain obstacle to the verification of digital chips.

[0003] At present, in most digital chip verifications, after generating the UVM register model, the register check usually only uses the UVM library's own sequence, such as uvm_reg_access_seq and other methods, which checks the registers by combining front-door access and back-door access. Although this method is simple, it has its limitations. The main problem with this method is that the UVM's own sequence will only use the default value for register read and write operations, and the default values ​​of many registers are usually fixed values. If only a single fixed value is used for read and write checks, the register mapping error in the chip is difficult to find, resulting in insufficient verification of the chip registers, and there may be obvious bugs left after the front-end verification.

[0004] Therefore, there is an urgent need for a chip register verification method, device, equipment and medium to improve the above problems. Summary of the invention

[0005] The object of the present invention is to provide a chip register verification method, device, equipment and medium, which can improve the efficiency and reusability of verification, as well as the accuracy of register mapping problem detection.

[0006] In a first aspect, the present invention provides a chip register verification method, comprising: Obtain parameter information of registers in the chip to be verified and process to obtain data in a set format; Generate register-related files containing different set values ​​through scripts based on the data in the set format; The register-related files are integrated into the verification environment through the script, so as to automatically verify the registers in the chip to be verified according to different set values.

[0007] The method of the present invention has the following beneficial effects: obtaining parameter information of registers in a chip to be verified and processing to obtain data in a set format; generating register-related files containing different set values ​​through a script based on the data in the set format; integrating the register-related files into a verification environment through the script to automatically verify the registers in the chip to be verified according to different set values. Using a script to convert the data in a set format into a register-related file not only improves the efficiency of verification, but also improves the reusability of verification, and using different set values ​​to verify chip registers can achieve full verification of chip registers and improve the accuracy of detecting register mapping problems.

[0008] Optionally, the automatic verification of registers in the chip to be verified according to different set values ​​includes: The registers in the chip to be verified are tested for read and write respectively according to different set values, and the registers in the chip to be verified are read and written bit by bit, and automatic verification is performed based on the read-back value and the written value. The beneficial effect is that the registers in the chip to be verified are tested for read and write using different set values, and then the registers in the chip to be verified are read and written bit by bit, and whether the verification is passed is determined based on the read-back value and the written value, thereby achieving full verification of the chip registers and improving the accuracy of register mapping problem detection.

[0009] Optionally, the data processed to obtain the set format includes: The parameter information is formatted to obtain data in a set format. The beneficial effect is that by editing the parameter information into data in a set format, data processing efficiency can be improved, thereby improving verification efficiency.

[0010] Optionally, the script is a Python script; and / or the verification environment is a UVM verification environment; And / or the data in the set format includes module name, register address, register name, location of each field in the register, register field name, register type, register initial value, bit width and register description. Its beneficial effect is that Python script is used, which has strong compatibility and is convenient for automated verification. The data in a specific format is used in conjunction with the corresponding verification process, which can improve the accuracy of register mapping problem detection while ensuring verification efficiency, reduce bug legacy, and improve chip quality.

[0011] Optionally, the register-related files include a module register model, a module register rtl file, a module register header file, a register test case and a register description document.

[0012] Optionally, integrating the register-related file into the verification environment through the script includes: The module register model and register test cases are integrated in the verification environment by the script, and the rtl file and header file of the module are integrated in the rtl code of the chip to be tested. The module register model and register test cases are integrated in the verification environment by the script, and the rtl file and header file of the module are integrated in the rtl code of the chip to be tested, so that the efficiency and reusability of the verification can be guaranteed.

[0013] Optionally, before generating the register-related files with different set values, the following is also included: The script is used to determine whether the data in the set format has a register definition error. If so, the parameter information is reprocessed to obtain data in a new set format. The beneficial effect is that before generating register-related files containing different set values, the script is used to determine whether the data in the set format has a register definition error, thereby ensuring the accuracy of the generated register-related files and improving the accuracy of verification.

[0014] In a second aspect, the present invention provides a chip register verification device, which includes modules / units for executing any possible design method of the first aspect. These modules / units can be implemented by hardware, or by hardware executing corresponding software implementations.

[0015] In a third aspect, the present invention provides an electronic device, comprising a memory and a processor, wherein the memory stores a program that can be run on the processor, and when the program is executed by the processor, the electronic device implements a method for executing any possible design of any of the above aspects.

[0016] In a fourth aspect, the present invention provides a readable storage medium, wherein the readable storage medium stores a program, and when the program is executed, it implements any possible design method of any of the above aspects.

[0017] For the beneficial effects of the second to fourth aspects, reference may be made to the description of the first aspect. BRIEF DESCRIPTION OF THE DRAWINGS

[0018] Figure 1 A schematic diagram of a flow chart of a chip register verification method provided by an embodiment of the present invention; Figure 2 A schematic diagram of the structure of a chip register verification device provided by an embodiment of the present invention; Figure 3 A schematic diagram of the structure of an electronic device provided by an embodiment of the present invention; Figure 4 A schematic diagram of data in a set format provided by an embodiment of the present invention; Figure 5A schematic diagram of a register test simulation waveform provided by an embodiment of the present invention. DETAILED DESCRIPTION

[0019] In order to make the purpose, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, rather than all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention. Unless otherwise defined, the technical terms or scientific terms used herein should be understood by people with general skills in the field to which the present invention belongs. "Including" and similar words used in this article mean that the elements or objects appearing before the word include the elements or objects listed after the word and their equivalents, without excluding other elements or objects.

[0020] In view of the inconvenience of current digital chip verification, the verification method of the chip register provided by the present invention can improve the efficiency and reusability of verification, as well as the accuracy of register mapping problem detection. The technical scheme in the embodiment of the present invention is described below in conjunction with the drawings in the embodiment of the present invention. Among them, in the description of the embodiment of the present invention, the terms used in the following embodiments are only for the purpose of describing specific embodiments, and are not intended to be used as limitations on the present invention. The singular expressions "a", "said", "above", "the" and "this" are intended to also include expressions such as "one or more", unless there is a clear contrary indication in the context. It should also be understood that in the following embodiments of the present invention, "at least one", "one or more" refer to one or more than two (including two). The term "and / or" is used to describe the association relationship of associated objects, indicating that three relationships can exist; for example, A and / or B can represent: A exists alone, A and B exist at the same time, and B exists alone, where A and B can be singular or plural. The character " / " generally indicates that the objects associated with each other are in an "or" relationship.

[0021] References to "one embodiment" or "some embodiments" described in this specification mean that one or more embodiments of the present invention include specific features, structures or characteristics described in conjunction with the embodiment. Thus, the statements "in one embodiment", "in some embodiments", "in some other embodiments", and "in some other embodiments" that appear in different places in this specification do not necessarily refer to the same embodiment, but mean "one or more but not all embodiments", unless otherwise specifically emphasized in other ways. The terms "including", "comprising", "having" and their variations all mean "including but not limited to", unless otherwise specifically emphasized in other ways. The term "connected" includes direct and indirect connections, unless otherwise stated. "First" and "second" are used for descriptive purposes only and are not to be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated.

[0022] In the embodiments of the present invention, "exemplarily" or "for example" is used to indicate an example, illustration or description. Any embodiment or design described as "exemplarily" or "for example" in the embodiments of the present invention should not be interpreted as being more preferred or more advantageous than other embodiments or designs. Specifically, the use of "exemplarily" or "for example" is intended to present the relevant concepts in a specific way.

[0023] like Figure 1 As shown, the present invention provides a chip register verification method, comprising: S101, obtaining parameter information of registers in the chip to be verified and processing to obtain data in a set format.

[0024] In some embodiments, in order to improve data processing efficiency and verification efficiency, processing to obtain data in a set format includes: formatting the parameter information to obtain data in a set format. Exemplarily, data in Excel format may be used.

[0025] In some embodiments, in order to improve the accuracy of register mapping problem detection while ensuring verification efficiency, reduce bug legacy, and improve chip quality, data in a specific format is set to cooperate with the corresponding verification process, such as Figure 4 As shown, the data in the set format includes module name (module), register address (addr), register name (reg_name), position of each field in the register (bit), register domain name (field_name), register type (type), register initial value (InitVal (HEX)), bit width (BitWidth) and register description (Description).

[0026] S102, generating register-related files containing different set values ​​through a script based on the data in the set format.

[0027] In some embodiments, the script is a Python script, which has strong compatibility and is convenient for automated verification.

[0028] In some embodiments, the register-related files include a module register model, a module register rtl file, a module register header file, a register test case, and a register description document, wherein the module register model is used for verification environment integration; the module register rtl file is used for program control of the chip register module; the module register header file is used for macro definition of the chip register module; the register test case is used for register verification; and the register description document is used for chip spec description. The register description document preferably adopts a PDF document.

[0029] In some embodiments, in order to ensure the accuracy of the generated register-related files and improve the accuracy of verification, before generating register-related files containing different set values, it also includes: using a script to determine whether there is a register definition error in the data of the set format, and if so, reprocessing the parameter information to obtain data in a new set format.

[0030] S103, integrating the register-related files into the verification environment through the script, so as to automatically verify the registers in the chip to be verified according to different set values.

[0031] In some embodiments, the verification environment is a UVM verification environment.

[0032] In some embodiments, in order to ensure the efficiency and reusability of verification, integrating the register-related files into the verification environment through the script includes: integrating the module register model and register test cases in the verification environment through the script, and integrating the rtl file and header file of the module into the rtl code of the chip to be tested.

[0033] In some embodiments, in order to achieve full verification of chip registers and improve the accuracy of register mapping problem detection, automatic verification of registers in the chip to be verified according to different set values ​​includes: performing read and write tests on registers in the chip to be verified according to different set values, and performing read and write operations on registers in the chip to be verified bit by bit, and performing automatic verification based on the read-back value and the written value. Exemplarily, different set values ​​may include 0 and 1, and 0 and 1 are used to perform all-0 read and write tests and all-1 read and write tests on registers in the chip to be verified. Finally, read and write operations are performed bit by bit on registers in the chip to be verified, and automatic verification is performed based on the read-back value and the written value. For example, when the register value read back is inconsistent with the written value, an error will be reported, thereby achieving full verification of chip registers. In some specific embodiments, before performing all-0 read and write tests and all-1 read and write tests on registers in the chip to be verified, the default values ​​of each register may be checked to ensure that the register model and the register default values ​​of rtl are consistent. It should be understood that in addition to 0 and 1, the set values ​​may also select multiple other values ​​with different numerical values ​​according to actual needs.

[0034] In the prior art, chip verifiers usually use the ralgen command that comes with VCS to use the register ralf file to generate a register model. However, the parameter information of the common registers of digital chips is in the form of an Excel table. Therefore, it is necessary to first convert the data in the Excel table into a ralf file, and then use the ralf file to generate the register model. The process is complicated. The present application uses a Python script to extract the parameter information of the register and generate register-related files, which not only improves the efficiency of verification, but also improves the reusability of verification. By using different set values ​​to verify the chip registers, it is possible to fully verify the chip registers and improve the accuracy of detecting register mapping problems.

[0035] For ease of understanding, this embodiment further describes the specific implementation process of the above method in combination with a specific application scenario system. In view of the above-mentioned problem existing in the current chip verification, that is, the problem that the digital chip register cannot quickly generate a model and fully verify the register, in order to verify the register more efficiently, the method of the present invention starts with an Excel description document containing the parameter information of the register in the chip register, and uses a Python script to extract the table data in a set format. The Python script can be used to conveniently, quickly and accurately generate a module register model and a register test case for configuring and testing the chip register. The method is easy to maintain and iterate, such as Figure 4-5 The detailed steps are described as follows: Step a, obtaining the parameter information of the register in the chip to be verified, and formatting the parameter information to obtain the following Figure 4The data in Excel format shown in the table mainly contains the following information: module name (module), register address (addr), register name (reg_name), position of each field in the register (bit), register domain name (field_name), register type (type), register initial value (InitVal (HEX)), bit width (BitWidth) and register description (Description).

[0036] Step b, according to Figure 4 After editing the required register table information, you can use Python scripts to process the above table and generate a series of required files, mainly including: (1) Module register model for verification environment integration; (2) Module register rtl file, used for program control of chip register module; (3) Module register header file, used for macro definition of chip register module; (4) Register test cases, used for register verification; (5) Register description PDF document, used for chip spec description.

[0037] Step c, integrate the register model and test cases generated in the previous step into the NVM verification environment, and integrate the register RTL file and header file of the module into the chip RTL code.

[0038] Step d, run the register test case generated above, and its simulation waveform is as follows Figure 5 As shown, this use case first checks the default value of each register to ensure that the register model and the register default value of rtl are consistent. Then, each register is tested for all 0s and all 1s. Finally, each register is tested for read and write bit by bit. If the register value read back is inconsistent with the written value, an error will be reported. In this way, full verification of the chip registers is achieved.

[0039] The advantage of the embodiment of the present invention is that the method for UVM register model generation and register verification only needs to define the register in the format of a given Excel table, and then the Python script can be used for automatic processing, so as to achieve the high efficiency and reusability of verification, first check the default value of each register to ensure that the register model and the register default value of rtl are consistent, then perform all 0 and all 1 read and write tests on each register, and finally perform read and write tests on each register bit by bit, so as to improve the accuracy of register mapping problem detection. During the verification process, if the chip register is modified, the rapid iteration of the register model can also be achieved through the script, and this method is also applicable to the register verification of a chip containing multiple submodules, and can be more widely used in chip-level chip verification.

[0040] like Figure 2As shown, based on the above-mentioned chip register verification method, the present invention provides a chip register verification device, including: an acquisition unit 201, used to obtain parameter information of the register in the chip to be verified and process it to obtain data in a set format; a processing unit 202, used to generate register-related files containing different set values ​​through a script based on the data in the set format; a testing unit 203, used to integrate the register-related files into the verification environment through the script, so as to use the script to automatically verify the registers in the chip to be verified according to different set values. Exemplarily, the verification device includes an acquisition unit 201, which is used to obtain parameter information of registers in the chip to be verified and format the parameter information to obtain data in a set format (such as Excel format), and the table data includes module name, register address, register name, position of each field in the register, register domain name, register type, register initial value, bit width and register description; a processing unit 202, which is used to generate register-related files containing different set values ​​through a Python script based on the data in the set format, and the register-related files include a module register model for verification environment integration, a module register rtl file for program control of the chip register module, a module register header file for macro definition of the chip register module, and a register test case for register verification. and a register description document for chip spec description; a test unit 203, used to integrate the module register model and register test cases in the UVM verification environment through the Python script, and integrate the rtl file and header file of the module in the rtl code of the chip to be tested, so as to perform read and write tests on the registers in the chip to be verified according to different set values, and perform read and write operations on the registers in the chip to be verified bit by bit, and perform automatic verification based on the read-back value and the written value, and use the Python script to convert the data in the set format into a register-related file, which not only improves the efficiency of verification, but also improves the reusability of verification, and uses different set values ​​to verify the chip registers, so as to achieve full verification of the chip registers and improve the accuracy of detecting register mapping problems.

[0041] It should be understood that all relevant contents of each step involved in the above method embodiment can be referred to the functional description of the corresponding functional module, which will not be repeated here. In addition, the use of suffixes such as "module", "component" or "unit" used to represent elements is only for the purpose of facilitating the description of the present invention, and has no specific meaning in itself. Therefore, "module", "component" or "unit" can be used in a mixed manner. The terminal can be implemented in various forms. For example, the terminal described in the present invention may include mobile terminals such as mobile phones, tablet computers, laptops, PDAs, portable media players (PMP), navigation devices, wearable devices, smart bracelets, pedometers, and fixed terminals such as digital TVs and desktop computers. The subsequent description will be described by taking the mobile terminal as an example, and those skilled in the art will understand that, in addition to components specifically used for mobile purposes, the construction according to the embodiment of the present invention can also be applied to fixed types of terminals.

[0042] In some other embodiments of the present invention, an electronic device 300 is disclosed. Figure 3 As shown, it may include: one or more processors 301; memory 302; display 303; one or more applications (not shown); and one or more computer programs 304. The above-mentioned components may be connected via one or more communication buses 305. The one or more computer programs 304 are stored in the above-mentioned memory 302 and configured to be executed by the one or more processors 301. The one or more computer programs 304 include instructions, which may be used to execute the following instructions: Figure 1 The various steps in the corresponding embodiments.

[0043] The processor 301 may be a central processing unit (CPU), or other general-purpose processors, digital signal processors (DSP), application-specific integrated circuits (ASIC), field-programmable gate arrays (FPGA), or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, etc. A general-purpose processor may be a microprocessor or the processor may be any conventional processor, etc.

[0044] The memory 302 may be an internal storage unit of the electronic device 300, such as a hard disk or memory of the electronic device 300. The memory 302 may also be an external storage device of the electronic device 300, such as a plug-in hard disk, a smart memory card (SmartMediaCard, SMC), a secure digital (SecureDigital, SD) card, a flash card (FlashCard), etc. equipped on the electronic device 300. Further, the memory 302 may also include both an internal storage unit of the electronic device 300 and an external storage device. The memory 302 is used to store computer programs and other programs and data required by the electronic device. The memory 302 may also be used to temporarily store data that has been output or is to be output.

[0045] The computer program 304 may be divided into one or more modules / units. The one or more modules / units may be a series of computer program instruction segments capable of performing specific functions. The instruction segments are used to describe the execution process of the computer program 304 in the electronic device 300 .

[0046] In addition to the above structure, those skilled in the art can understand that Figure 3 It is only an example of the electronic device 300 and does not constitute a limitation of the electronic device 300. The electronic device 300 may include more or fewer components than shown in the figure, or a combination of certain components, or different components. For example, the electronic device may also include input and output devices, network access devices, buses, etc.

[0047] Those skilled in the art can clearly understand that for the convenience and simplicity of description, only the division of the above-mentioned functional units and modules is used as an example for illustration. In practical applications, the above-mentioned function allocation can be completed by different functional units and modules as needed, that is, the internal structure of the device can be divided into different functional units or modules to complete all or part of the functions described above. The functional units and modules in the embodiment can be integrated into a processing unit, or each unit can exist physically separately, or two or more units can be integrated into one unit. The above-mentioned integrated unit can be implemented in the form of hardware or in the form of software functional units. In addition, the specific names of the functional units and modules are only for the convenience of distinguishing each other, and are not used to limit the scope of protection of the present invention. The specific working process of the units and modules in the above-mentioned system can refer to the corresponding process in the aforementioned method embodiment, which will not be repeated here.

[0048] Based on the above embodiments, the present invention further discloses a computer-readable storage medium having at least one computer program stored thereon, and when the computer program is executed by a processor, the chip register verification method in the above embodiments is implemented.

[0049] A person of ordinary skill in the art can understand that all or part of the steps in the method for implementing the above embodiment can be completed by instructing the processor through a program, and the program can be stored in a computer-readable storage medium, and the storage medium is a non-transitory medium, such as a random access memory, a read-only memory, a flash memory, a hard disk, a solid-state hard disk, a magnetic tape, a floppy disk, an optical disk, and any combination thereof. The above storage medium can be any available medium that can be accessed by a computer or a data storage device such as a server or a data center that includes one or more available media. The available medium can be a magnetic medium (e.g., a floppy disk, a hard disk, a tape), an optical medium (e.g., a digital video disc (DVD)), or a semiconductor medium (e.g., a solid-state disk (SSD)), etc.

[0050] The descriptions of the processes or structures corresponding to the above-mentioned figures have different emphases. For parts that are not described in detail in a certain process or structure, please refer to the relevant descriptions of other processes or structures.

[0051] In summary, the verification method, device, equipment and medium of the chip register disclosed in the present invention use a script to convert the data of a set format into a register-related file, which not only improves the efficiency of verification, but also improves the reusability of verification. First, different set values ​​are used to perform read and write tests on the registers in the chip to be verified, and then the registers in the chip to be verified are read and written bit by bit, and whether the verification is passed is judged based on the read-back value and the written value, thereby achieving full verification of the chip register and improving the accuracy of detecting register mapping problems. In addition, Python scripts are used, which have strong compatibility and are convenient for automated verification. Data in a specific format are used in conjunction with the corresponding verification process, which can improve the accuracy of detecting register mapping problems while ensuring verification efficiency, reduce bug legacy, and improve chip quality. The module register model and register test case are integrated in the verification environment using a script, and the rtl file and header file of the module are integrated in the rtl code of the chip to be tested, which can ensure the efficiency and reusability of verification. Before generating register-related files containing different set values, a script is used to determine whether there is a register definition error in the data in the set format, thereby ensuring the accuracy of the generated register-related files and improving the accuracy of verification.

[0052] The above descriptions are merely embodiments of the present invention and are not intended to limit the patent scope of the present invention. Any equivalent transformations made using the contents of the present invention's specification and drawings, or directly or indirectly applied in related technical fields, are also included in the patent protection scope of the present invention.

Claims

1. A chip register verification method, characterized in that: include: Obtain parameter information of registers in the chip to be verified and process to obtain data in a set format; Generate register-related files containing different set values ​​through scripts based on the data in the set format; Integrate the register-related files into the verification environment through the script to automatically verify the registers in the chip to be verified according to different set values; The register-related files include module register model, module register rtl file, module register header file, register test case and register description document; Integrating the register-related files into the verification environment through the script includes: The module register model and register test cases are integrated in the verification environment through the script, and the rtl file and header file of the module are integrated in the rtl code of the chip to be tested.

2. The method according to claim 1, characterized in that Automatic verification of registers in the chip to be verified according to different set values ​​includes: The registers in the chip to be verified are respectively subjected to read and write tests according to different set values, and the registers in the chip to be verified are subjected to read and write operations bit by bit, and automatic verification is performed based on the read-back values ​​and the written values.

3. The method according to claim 1, characterized in that The data processed to obtain the specified format include: The parameter information is formatted to obtain data in a set format.

4. The method according to claim 1, characterized in that: The script is a Python script; and / or the verification environment is a UVM verification environment; And / or the data in the set format includes module name, register address, register name, position of each field in the register, register domain name, register type, register initial value, bit width and register description.

5. The method according to claim 1, characterized in that: Before generating the register-related files with different setting values, it also includes: It is determined through the script whether the data in the set format has a register definition error. If so, the parameter information is reprocessed to obtain data in a new set format.

6. A chip register verification device, used in the method according to any one of claims 1 to 5, characterized in that: include: The acquisition unit is used to obtain the parameter information of the registers in the chip to be verified and process it to obtain data in a set format; A processing unit, used for generating register-related files containing different set values ​​through a script based on the data in the set format; A test unit, used to integrate the register-related files into a verification environment through the script, so as to use the script to automatically verify the registers in the chip to be verified according to different set values; The register-related files include module register model, module register rtl file, module register header file, register test case and register description document; Integrating the register-related files into the verification environment through the script includes: The module register model and register test cases are integrated in the verification environment through the script, and the rtl file and header file of the module are integrated in the rtl code of the chip to be tested.

7. An electronic device, characterized in that: The electronic device comprises a memory and a processor, wherein the memory stores a program executable on the processor, and when the program is executed by the processor, the electronic device implements the method according to any one of claims 1 to 5.

8. A readable storage medium, wherein a program is stored in the readable storage medium, characterized in that: When the program is executed, the method according to any one of claims 1 to 5 is implemented.

Citation Information

Patent Citations

  • Register automatic authentication method based on VMM RAL

    CN103838653A

  • Register design and verification model automatic generation method and device, equipment and medium

    CN114912391A

  • Method and device for generating register test case and test equipment

    CN117725881A

  • Verification method and system of readable and writable register, terminal and medium

    CN118446142A

Cited By

  • Verification method of data extraction module, electronic equipment and medium

    CN119990059A

  • A register model file conversion method, device and electronic equipment

    CN122733302A

  • A register model file conversion method, device and electronic equipment

    CN122733302B