Multi-device time sequence control system and method based on ZYNQ
Through the ZYNQ-based multi-device timing control system, using UDP and CAN communication, the flexibility and stability problems of traditional timing control systems in the collaborative work of multiple devices and complex scenarios are solved, and efficient timing testing and fault detection are achieved, reducing the efficiency of the timing testing and failure detection. maintenance costs.
Patent Information
- Application Number
- CN202411368146.1
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-09-29
- Publication Date
- 2025-01-03
AI Technical Summary
Traditional timing control systems are difficult to meet the needs of multi-device collaborative work and complex and high real-time application scenarios. Single-device timing control cannot meet the requirements of flexibility and stability, and bare metal implementation cannot meet complex usage scenarios.
Using a multi-device timing control system based on ZYNQ, the combination of upper computer software, main control module, sub-control module and execution module is used to communicate with UDP network and CAN bus to realize the transmission and feedback of timing control instructions, and support the collaborative work of multiple devices. , adapt to different application scenarios.
It improves the flexibility and stability of timing control, and can efficiently complete timing tests in complex and high real-time scenarios, improves test coverage and reduces maintenance costs.
Smart Images

Figure CN119247835A_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of timing control, and in particular to a ZYNQ-based multi-device timing control system and method. Background Art
[0002] The technical characteristics of engine timing control mainly include the following points: 1. Accuracy, timing control needs to be able to accurately simulate various environmental conditions to ensure the accuracy of test results. 2. Flexibility, timing control needs to be able to adapt to different working conditions and have high flexibility. 3. Stability, the timing control system needs high stability to ensure the smooth progress of the test process. 4. Automation, timing control is increasingly using automation technology to reduce human errors and improve efficiency.
[0003] With the development of collaboration and intelligence, engines have higher and higher requirements for the flexibility, stability and automation of timing control. The timing control of a single device cannot meet the needs of multi-device collaboration and flexible expansion according to application scenarios. In addition, traditional timing control is mainly based on bare metal implementation, which cannot meet the more complex and real-time usage scenarios. Summary of the invention
[0004] In response to the above technical problems, the present invention provides a multi-device timing control system and method based on ZYNQ to realize the use of multiple devices in complex timing control scenarios with high real-time requirements. It can adapt to a variety of application scenarios and improve the flexibility and stability of timing control.
[0005] To achieve the above object, the present invention adopts the following technical solutions:
[0006] A multi-device timing control system based on ZYNQ, comprising:
[0007] Host computer software: used to send timing control instructions to the main control module, receive execution feedback instructions from the main control module, store the timing control instructions and execution feedback instructions successfully sent by the main control module, and display the timing instruction execution feedback results;
[0008] Main control module: connected to the host computer software through the UDP network communication protocol, used to store the timing instructions received from the host computer and the execution feedback of the sub-control module. When the host computer receives the timing instructions, it can send instructions to the sub-control module according to the timing after receiving the start signal or emergency shutdown signal;
[0009] Sub-control module: connected to the main control module through the CAN bus, used to receive the timing control instructions sent by the main control module and feed back the execution results to the main control module, and control the execution module to execute instructions according to the control instructions;
[0010] Execution module: connected to the sub-control module, used to execute timing control instructions.
[0011] As a preferred embodiment of the above solution, the host computer software is interconnected with the main control module via UDP network communication.
[0012] As a preferred embodiment of the above solution, the host computer software includes:
[0013] Instruction input module: used to convert the input timing into timing control instructions, and send the timing control instructions to the main control module through UDP communication;
[0014] Sequential test state control module: used to change the sequential test state according to different test conditions, so as to meet the needs of different sequential control test conditions;
[0015] Instruction storage module: used to store the timing control instructions successfully issued by the main control module and the feedback instructions received by the main control module;
[0016] Execution result display module: used to receive the execution results fed back by the main control module through UDP communication and display the execution results.
[0017] As a preferred embodiment of the above scheme, the test states in the timing test state control module are the following four: timing unloaded state, which indicates that the main control module has not received the timing control instruction sent by the host computer, and the main control module does not respond to the timing start signal and the emergency stop signal; timing loaded state, which indicates that the main control module has received the timing control instruction sent by the host computer, and the main control module does not respond to the timing start signal and the emergency stop signal; test preparation state, which indicates that the timing control device can perform a timing control test, and the main control module can respond to the timing start signal and the emergency stop signal; test start state, which indicates that the timing control device has started timing control, and the main control module only responds to the emergency stop signal.
[0018] As a preferred embodiment of the above solution, the main control module is interconnected with each sub-control module via a CAN bus.
[0019] As a preferred embodiment of the above scheme, the main control module includes a hardware platform and a lower computer software. The hardware is implemented based on the ZYNQ platform, and the lower computer software is implemented based on the Yihui real-time operating system.
[0020] As a preferred alternative to the above solution, the ZYNQ platform package:
[0021] Contains Gigabit network port: used to provide hardware support for network communication between the main control module and the host computer software;
[0022] Flash memory NOR FLASH unit: used to store FPGA program and operating system startup program UBOOT;
[0023] Memory DDR3 unit: used to store lower computer programs and cache data;
[0024] SD unit: used to store lower computer software log data and instruction data;
[0025] CAN transceiver and IO: used to provide CAN communication support between the main control module and the sub-control module.
[0026] A multi-device timing control method based on ZYNQ, characterized by comprising the following steps:
[0027] S1. The user imports the test sequence and emergency stop sequence through the host computer software, and transmits the instructions to the main control module through UDP network communication;
[0028] S2, after receiving and storing the timing control instruction and the emergency stop control instruction, the main control module waits for the timing control start signal;
[0029] S3, when the main control module waits for the timing control start signal, it transmits the timing control instruction to each sub-control module through the CAN bus according to the timing;
[0030] S4, after receiving the timing control instruction sent by the main control module, the sub-control module immediately controls the execution module to execute the timing control instruction, and feeds back the execution result to the main control module through the CAN bus;
[0031] S5. When the execution module is executing the timing control instruction, the main control module receives an emergency stop signal, the main control module stops sending the timing control instruction, and immediately sends the emergency stop control instruction to the sub-control module through the CAN bus;
[0032] S6, after receiving the emergency stop control command sent by the main control module, the sub-control module immediately controls the execution module to execute the emergency stop control command, and feeds back the execution result to the main control module through the CAN bus;
[0033] S7, the main control module transmits the command execution result to the host computer software through UDP communication for display;
[0034] S8. When the timing test is completed, the user can repeat the original timing test or re-import new timing instructions for testing.
[0035] Due to the above structure, the beneficial effects of the present invention are:
[0036] The present invention can complete timing testing according to input timing, has high test coverage, can adapt to various test scenario requirements, is conducive to early detection of faults, and reduces maintenance costs. BRIEF DESCRIPTION OF THE DRAWINGS
[0037] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings required for describing the embodiments are briefly introduced below.
[0038] Figure 1 is a system structure block diagram of the present invention;
[0039] Figure 2 It is a structural block diagram of the main control module of the present invention;
[0040] Figure 3 It is a flow chart of the control method of the present invention. DETAILED DESCRIPTION
[0041] The technical solution of the present invention will be described clearly and completely below in conjunction with the accompanying drawings of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in the field without creative work are within the scope of protection of the present invention.
[0042] like Figure 1 , Figure 2 As shown, this embodiment also provides a multi-device timing control system based on ZYNQ, including:
[0043] The upper computer software is the actual user operation interface. The software runs on the PC side. The functional modules of the software mainly include: an instruction input module, which can convert the input timing into a timing control instruction and send the timing control instruction to the main control module through UDP communication; a timing test state control module, which can change the timing test state according to different test conditions to meet the needs of different timing control test conditions; an instruction storage module, which is used to store the timing control instructions successfully issued by the main control module and the feedback instructions received by the main control module; an execution result display module, which can receive the execution results fed back by the main control module through UDP communication and display the execution results. There are four test states in the timing test status control module: timing unloaded state, which indicates that the main control module has not received the timing control instruction sent by the host computer. At this time, the main control module does not respond to the timing start signal and the emergency stop signal; timing loaded state, which indicates that the main control module has received the timing control instruction sent by the host computer. At this time, the main control module does not respond to the timing start signal and the emergency stop signal; test preparation state, which indicates that the timing control device can perform timing control test, and the main control module can respond to the timing start signal and the emergency stop signal; test start state, which indicates that the timing control device has started timing control, and the main control module only responds to the emergency stop signal.
[0044] The main control module includes a hardware platform and lower-computer software. The hardware of the main control module is implemented based on the ZYNQ platform, specifically including a gigabit network port, a flash memory unit (NOR FLASH), a memory unit (DDR3), an SD unit, a CAN transceiver, and IO. The gigabit network port is used to provide hardware support for network communication between the main control module and the upper-computer software; the flash memory unit is used to store FPGA programs and the operating system startup program UBOOT; the memory unit is used to store lower-computer programs and cache data; the SD unit is mainly used to store lower-computer software log data and instruction data; the CAN transceiver is used to provide CAN communication support between the main control module and the sub-control module. In order to meet the more complex and high-real-time test scenarios, the lower-computer software is implemented based on the Yihui real-time operating system, which has high real-time and reliability. The software functions mainly include: receiving and storing timing control instructions through UDP communication; sending timing control instructions to each sub-control module through the CAN bus; receiving and storing timing control instruction execution feedback data through the CAN bus; and feeding back the execution results to the upper-computer software through UDP communication.
[0045] The sub-control module is connected to the main control module. The functions of this module mainly include: receiving the timing control instructions sent by the main control module through the CAN bus; and controlling the execution module to execute the instructions according to the control instructions.
[0046] The execution module is connected to the sub-control module. The main function of this module is to execute timing control instructions.
[0047] Among them, the number of sub-control modules and execution modules is not fixed and can be flexibly configured according to actual test conditions to meet the needs of different test scenarios.
[0048] like Figure 3 As shown, this embodiment provides a multi-device timing control method based on ZYNQ, which is characterized by comprising the following steps:
[0049] S1. The user imports the test timing and emergency stop timing through the host computer software. The host computer command input function module parses the test timing and emergency stop timing into timing control instructions and emergency stop control instructions, and transmits the instructions to the main control module through UDP communication;
[0050] S2. After the main control module receives and stores the timing control instruction and the emergency stop control instruction, the test status in the upper computer software timing test status control module is changed from "timing unloaded state" to "timing unloaded state". When the user confirms that the current state can carry out the timing control test, the upper computer timing test status control module changes the test status to "test preparation completed state". At the same time, the main control module continuously monitors the timing control test start signal;
[0051] S3. When the main control module detects the timing control test start signal, the main control module transmits the timing control instruction to each sub-control module through the CAN bus according to the timing. At the same time, the test state in the upper computer timing test state control module is changed to "test start state";
[0052] S4, after receiving the timing control instruction sent by the main control module, the sub-control module immediately controls the execution module to execute the timing control instruction, and feeds back the execution result to the main control module through the CAN bus;
[0053] S5. When the execution module is executing the timing control instruction, when the main control module receives the emergency stop signal, the main control module stops sending the timing control instruction and immediately sends the emergency stop control instruction to the sub-control module through the CAN bus;
[0054] S6, after receiving the emergency stop control command sent by the main control module, the sub-control module immediately controls the execution module to execute the emergency stop control command, and feeds back the execution result to the main control module through the CAN bus;
[0055] S7, when the main control module has completed the execution of the timing instruction, the main control module transmits the instruction execution result to the upper computer execution result display module through UDP communication for display;
[0056] S8. When all instructions are executed, the test status in the timing test status control module of the host computer is changed from "test start status" to "timing loaded status"; when the user wants to re-perform the original timing test, steps 4-10 can be repeated; when the user wants to perform a new timing test, the user can clear the original timing instructions through the host computer, and the test status in the timing test status control module of the host computer is changed to "timing not loaded status", and then steps 1-10 are repeated.
[0057] The above are only preferred embodiments of the present invention and are not intended to limit the present invention. For those skilled in the art, the present invention may have various modifications and variations. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention shall be included in the protection scope of the present invention.
Claims
1. A multi-device timing control system based on ZYNQ, characterized in that: include: Host computer software: used to send timing control instructions to the main control module, receive execution feedback instructions from the main control module, store the timing control instructions and execution feedback instructions successfully sent by the main control module, and display the timing instruction execution feedback results; Main control module: connected to the host computer software, used to store the timing instructions received from the host computer and the execution feedback of the sub-control module. When the host computer receives the timing instructions, it can send instructions to the sub-control module according to the timing after receiving the start signal or emergency shutdown signal; Sub-control module: connected to the main control module, used to receive the timing control instructions sent by the main control module and feed back the execution results to the main control module, and control the execution module to execute the instructions according to the control instructions; Execution module: connected to the sub-control module, used to execute timing control instructions.
2. According to the ZYNQ-based multi-device timing control system of claim 1, it is characterized in that: The host computer software is connected to the main control module through UDP network communication.
3. According to the ZYNQ-based multi-device timing control system of claim 1, it is characterized in that: The host computer software includes: Instruction input module: used to convert the input timing into timing control instructions, and send the timing control instructions to the main control module through UDP communication; Sequential test state control module: used to change the sequential test state according to different test conditions, so as to meet the needs of different sequential control test conditions; Instruction storage module: used to store the timing control instructions successfully issued by the main control module and the feedback instructions received by the main control module; Execution result display module: used to receive the execution results fed back by the main control module through UDP communication and display the execution results.
4. According to claim 3, a ZYNQ-based multi-device timing control system is characterized in that: There are four test states in the timing test status control module: timing unloaded state, which indicates that the main control module has not received the timing control instruction sent by the host computer. At this time, the main control module does not respond to the timing start signal and the emergency stop signal; timing loaded state, which indicates that the main control module has received the timing control instruction sent by the host computer. At this time, the main control module does not respond to the timing start signal and the emergency stop signal; test preparation state, which indicates that the timing control device can perform timing control test, and the main control module can respond to the timing start signal and the emergency stop signal; test start state, which indicates that the timing control device has started timing control, and the main control module only responds to the emergency stop signal.
5. According to the ZYNQ-based multi-device timing control system of claim 1, it is characterized in that: The main control module is connected to each sub-control module through the CAN bus.
6. The multi-device timing control system based on ZYNQ according to claim 1, characterized in that: The main control module includes a hardware platform and lower computer software. The hardware is implemented based on the ZYNQ platform, and the lower computer software is implemented based on the Yihui real-time operating system.
7. The ZYNQ-based multi-device timing control system according to claim 6, characterized in that: ZYNQ Platform Package: Contains Gigabit network port: used to provide hardware support for network communication between the main control module and the host computer software; Flash memory NOR FLASH unit: used to store FPGA program and operating system startup program UBOOT; Memory DDR3 unit: used to store lower computer programs and cache data; SD unit: used to store lower computer software log data and instruction data; CAN transceiver and IO: used to provide CAN communication support between the main control module and the sub-control module.
8. A ZYNQ-based multi-device timing control method according to any one of claims 1 to 7, characterized in that: The following steps are involved: S1. The user imports the test sequence and emergency stop sequence through the host computer software, and transmits the instructions to the main control module through UDP network communication; S2, after receiving and storing the timing control instruction and the emergency stop control instruction, the main control module waits for the timing control start signal; S3, when the main control module waits for the timing control start signal, it transmits the timing control instruction to each sub-control module through the CAN bus according to the timing; S4, after receiving the timing control instruction sent by the main control module, the sub-control module immediately controls the execution module to execute the timing control instruction, and feeds back the execution result to the main control module through the CAN bus; S5. When the execution module is executing the timing control instruction, the main control module receives an emergency stop signal, the main control module stops sending the timing control instruction, and immediately sends the emergency stop control instruction to the sub-control module through the CAN bus; S6, after receiving the emergency stop control command sent by the main control module, the sub-control module immediately controls the execution module to execute the emergency stop control command, and feeds back the execution result to the main control module through the CAN bus; S7, the main control module transmits the command execution result to the host computer software through UDP communication for display; S8. When the timing test is completed, the user can repeat the original timing test or re-import new timing instructions for testing.
Citation Information
Cited By
Power-on and power-off time sequence control system, circuit and method
CN121386483A
