Storage controller and electronic system

By designing a storage controller and using the access control module and selector group to switch to the target memory, the problem of limited upper limit of memory capacity in the existing technology is solved, and storage capacity expansion and access reliability are achieved.

CN119336672AActive Publication Date: 2025-01-21XI AN UNIIC SEMICON CO LTD
View PDF 7 Cites 0 Cited by

Patent Information

Application Number
CN202411896087.5
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-12-23
Publication Date
2025-01-21
Estimated Expiration
2044-12-23

AI Technical Summary

Technical Problem

The memory capacity limit of existing electronic products is limited, which is difficult to meet the demand for capacity expansion, resulting in hardware upgrade costs and waste of resources.

Method used

Design a storage controller that generates a selection signal according to the access request through the access control module and transmits it to the selector group. The selector group switches to the enabled target memory through a one-to-one connection with the storage interface group to realize the control of multiple memories. visit.

Benefits of technology

The expansion of the storage capacity is realized, while ensuring the reliability of access, and avoiding the cost of upgrade and resources of hardware.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119336672A_ABST
    Figure CN119336672A_ABST
Patent Text Reader

Abstract

The invention discloses a storage controller and an electronic system. The storage controller comprises an access control module, a storage interface group and a selector group, the access control module is connected with the storage interface group, generates a selection signal according to an access address carried in a received access request, and transmits the selection signal to the selector group through the storage interface group; the storage interfaces of the storage interface group are connected with the selectors of the selector group in a one-to-one correspondence manner, and each selector is connected with a plurality of memories; wherein the selector is used for switching to enable a target memory corresponding to the access address according to the received selection signal, so as to access the target memory. The invention provides a low-cost memory capacity upgrading scheme.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of electronic technology, and in particular to a storage controller and an electronic system. Background Art

[0002] With the development of electronic technology, the demand for memory capacity of various electronic products is increasing.

[0003] The upper limit of memory capacity of existing electronic products is often determined by the capacity supported by the main control components such as the motherboard chipset or CPU. The capacity and bandwidth of conventional external double data rate synchronous dynamic random access memory (DDR) interfaces are limited, making it difficult to meet the demand for capacity expansion. It can only be replaced with a higher configuration product, which results in huge hardware upgrade costs and resource waste. Summary of the invention

[0004] In view of the above problems, the present invention is proposed to provide a storage controller and an electronic system that overcome the above problems or at least partially solve the above problems.

[0005] In a first aspect, a storage controller is provided, comprising: Access control module, storage interface group and selector group; The access control module is connected to the storage interface group, and the access control module generates a selection signal according to the access address carried in the received access request, and transmits the selection signal to the selector group through the storage interface group; The storage interfaces of the storage interface group are connected one-to-one with the selectors of the selector group, and each of the selectors is connected to multiple memories; wherein the selector switches to enable the target memory corresponding to the access address according to the received selection signal to access the target memory.

[0006] Optionally, the access control module includes: an address mapping module, an address selection switch and a storage interface control module; the address mapping module is connected to the address selection switch to identify the access address according to the access request and send the access address to the address selection switch; the address selection switch is connected to the storage interface control module to generate the selection signal according to the access address and address mapping data, and the address mapping data represents the correspondence between the memory connected to the selector group and the access address; the storage interface control module is connected to the storage interface group to select the storage interface corresponding to the access address according to the selection signal, and send the selection signal to the corresponding selector through the selected storage interface.

[0007] Optionally, the storage interface control module includes a detection unit, which is used to detect the number of memories connected to the selector group and generate the address mapping data according to the number.

[0008] Optionally, the storage interface control module includes a cache unit, and the cache unit is used to provide data cache space before the selector switches to enable the target memory during the process of writing data to the target memory.

[0009] Optionally, before the selector switches from the currently enabled current memory to enabling the target memory, the storage controller sets the current memory to a self-refresh state to maintain the storage data of the current memory; after the selector switches to enabling the target memory, the storage controller controls the refresh of the target memory.

[0010] Optionally, when the access request is to write write data to the target memory, the access control module sends the selection signal to the corresponding selector; if the current memory currently enabled by the selector is the target memory, the write data is stored in the target memory; otherwise, the write data is cached in the access control module, and the current memory is set to a self-refresh state, the selector is switched to enable the target memory, and then the write data is stored in the target memory; when the access request is to read read data from the target memory, the access control module sends the selection signal to the corresponding selector; if the current memory currently enabled by the selector is the target memory, the read data is obtained from the target memory; otherwise, the current memory is set to a self-refresh state, the selector is switched to enable the target memory, and then the read data is obtained from the target memory.

[0011] Optionally, the storage controller further includes: an open industry standard interconnection interface connected to the access control module and used for communication between the access control module and a main control component.

[0012] Optionally, the multiple memories connected to the selector are dynamic random access memories; and / or the storage interface group is a double rate synchronous dynamic random access memory interface group.

[0013] In a second aspect, an electronic system is provided, comprising: A main control component, a memory, and a storage controller as described in any one of the first aspects; The storage controller communicates with the main control component through an open industry standard interconnection interface and is connected to a plurality of the memories through the selector group to expand the memory capacity of the electronic system.

[0014] Optionally, the electronic system includes: a plurality of the master control components, and the storage controller is communicatively connected with the plurality of the master control components based on the open industry standard interconnection interface, so that the plurality of the master control components share the storage controller.

[0015] The technical solution provided in the embodiments of the present invention has at least the following technical effects or advantages: The storage controller and electronic system provided by the embodiment of the present invention are configured to connect the storage interfaces of the storage interface group to the selectors of the selector group in a one-to-one correspondence, and to expand the connection of multiple memories through each selector to achieve the expansion of storage capacity. In addition, an access control module is configured to generate a selection signal that can point to the target memory to be accessed according to the access request, and transmit the selection signal to the selector group, so that the selector can determine the target memory according to the selection signal, and switch to enable the target memory for correct access, thereby ensuring the reliability of access on the basis of expanding the storage capacity.

[0016] The above description is only an overview of the technical solution of the present invention. In order to more clearly understand the technical means of the present invention, it can be implemented according to the contents of the specification. In order to make the above and other purposes, features and advantages of the present invention more obvious and easy to understand, the specific implementation methods of the present invention are listed below. BRIEF DESCRIPTION OF THE DRAWINGS

[0017] Various other advantages and benefits will become apparent to those of ordinary skill in the art by reading the detailed description of the preferred embodiments below. The accompanying drawings are only for the purpose of illustrating the preferred embodiments and are not to be considered as limiting the present invention. Moreover, the same reference symbols are used throughout the accompanying drawings to represent the same components. In the accompanying drawings: Figure 1 The structure of the storage controller in the embodiment of the present invention is shown in FIG. Figure 1 ; Figure 2 The structure of the storage controller in the embodiment of the present invention is shown in FIG. Figure 2 ; Figure 3 Schematic diagram of the structure of an electronic system in an embodiment of the present invention. DETAILED DESCRIPTION

[0018] Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. Although exemplary embodiments of the present disclosure are shown in the accompanying drawings, it should be understood that the present disclosure can be implemented in various forms and should not be limited by the embodiments set forth herein. On the contrary, these embodiments are provided in order to enable a more thorough understanding of the present disclosure and to be able to fully convey the scope of the present disclosure to those skilled in the art. In addition, in the following description, descriptions of well-known structures and technologies are omitted to avoid unnecessary confusion of the concepts of the present disclosure.

[0019] Various structural schematic diagrams according to embodiments of the present disclosure are shown in the accompanying drawings. These figures are not drawn to scale, and some details are magnified and some details may be omitted for the purpose of clear expression. The shapes of various regions and layers shown in the figures and the relative sizes and positional relationships therebetween are only exemplary, and may deviate in practice due to manufacturing tolerances or technical limitations, and those skilled in the art may further design regions / layers with different shapes, sizes, and relative positions according to actual needs.

[0020] See also Figure 1 , an embodiment of the present application provides a storage controller, including: an access control module 1, a storage interface group 2 and a selector group 3. The access control module 1 is connected to the storage interface group 2, and the access control module 1 generates a selection signal according to the access address carried in the received access request, and transmits the selection signal to the selector group 3 through the storage interface group 2. The storage interfaces of the storage interface group 2 are connected to the selectors of the selector group 3 in a one-to-one correspondence, and each selector is connected to multiple memories 101. Among them, the selector switches to the target memory corresponding to the enabled access address according to the received selection signal to access the target memory.

[0021] It should be noted that although the capacity can be expanded to a certain extent by updating the conventional interface of the storage controller to a serial interface and connecting more external memories through the serial interface, the serial interface will increase the delay in the main control device accessing the memory, and the memory chip corresponding to the serial interface is relatively expensive, which brings a greater burden on product costs.

[0022] The structure of the storage controller is described in detail below.

[0023] In an optional embodiment, if Figure 2 As shown, the storage controller may also include an open industry standard interconnect interface 4 (Compute Express Link, CXL) interface module, which can be used to connect processors, accelerators, memory buffers, intelligent network interfaces and storage devices, etc. The open industry standard interconnect interface 4 is connected to the access control module 1, and is used for communication between the access control module 1 and the main control component 201, and can transmit the access request issued by the main control component 201 to the access control module 1.

[0024] In an optional embodiment, if Figure 2 As shown, the access control module 1 may include: an address mapping module 11, an address selection switch 12 and a storage interface control module 13. The address mapping module 11 is connected to the address selection switch 12, the address selection switch 12 is connected to the storage interface control module 13, and the storage interface control module 13 is connected to the storage interface group 2.

[0025] The address mapping module 11 is used to identify the access address according to the received access request, and send the access address to the address selection switch 12. Specifically, the address mapping module 11 extracts the access address in the logical form from the access request, and then converts the access address in the logical code form into the access address in the physical form according to the preset conversion rule (for example, converting the access address in the logical form of 10101101 into the access address in the physical form of the storage interval of 21G~22G), and sends the access address in the physical form to the address selection switch 12.

[0026] The address selection switch 12 is used to generate a selection signal based on the address mapping data according to the received access address, and the address mapping data represents the corresponding relationship between the memory connected to the selector group 3 and the access address. Specifically, the address selection switch 12 is pre-stored with address mapping data, and the address mapping data can be pre-generated by the storage interface control module 13 or pre-stored by the staff. The address mapping data represents the corresponding relationship between the memory and the access address. The address selection switch 12 can determine which memory is connected to which connector of the target memory to be accessed according to the access address and the address mapping data, thereby generating a selection signal to represent the location of the target memory. For example, assuming that the selector group 3 is connected to N memories, which are respectively identified as memory No. 1, memory No. 2... memory No. N, and the storage capacity of each memory is 8G, then the address mapping data records 0~8G corresponding to memory No. 1, 8~16G corresponding to memory No. 2... N*8-8~N*8G corresponding to memory No. N. In this way, assuming that the physical access address received by the address selection switch 12 is 21G-22G, it can be determined that the memory No. 3 needs to be accessed, and a selection signal pointing to the memory No. 3 is generated.

[0027] The storage interface control module 13 is used to select the storage interface corresponding to the access address according to the selection signal, and send the selection signal to the corresponding selector through the selected storage interface. Specifically, the storage interface group connected to the storage interface control module 13 has multiple storage interfaces, and it can determine the selector corresponding to which storage interface the target memory is connected to according to the selection signal, and then send the selection signal to the corresponding selector, so that the selector can switch to enable the memory according to the selection signal.

[0028] In an optional implementation, the storage interface control module 13 may include a detection unit, which is used to detect the number of memories 101 connected to the selector group 3, and generate address mapping data according to the number and the capacity of a single memory. The capacity of the memory 101 may be a default capacity, such as a default single memory capacity of 8G, or may be obtained through detection, which is not limited here.

[0029] In an optional implementation, the storage interface control module 13 may further include a cache unit, which is used to provide a cache space for data before the selector switches to enable the target memory during the process of writing data to the target memory.

[0030] In an optional implementation, the storage interface in the storage interface group 2 may be a double rate synchronous dynamic random access memory interface. Since the double rate synchronous dynamic random access memory interface is a conventional external interface of a storage device, its cost is relatively low, and the interface accessories and communication protocols are relatively mature, the double rate synchronous dynamic random access memory interface is used to connect the selector group 3, which can effectively avoid the increase in delay and cost caused by the update and upgrade of the storage medium interface. Of course, the storage interface group 2 may also use other storage medium interfaces, and can also achieve capacity expansion through connection with the selector group 3, which is not limited here and will not be listed one by one.

[0031] In an optional implementation, the selector in the selector group 3 may be a multiplexer (Multiplexer, MUX) or a selection switch Swicth, which is not limited here.

[0032] In an optional implementation, the multiple memories 101 connected to the selector can be dynamic random access memories to balance access speed and memory cost. Of course, the memory 101 can also be static random access memory, phase change memory, double rate synchronous dynamic random access memory, dynamic random access memory and flash memory, etc., which are not limited here.

[0033] Taking memory 101 as a memory such as a dynamic random access memory that needs to be refreshed to retain data as an example, in order to avoid data loss, it can be set that after the storage controller is powered on, each selector enables any of the multiple memories connected to it by default, and the storage controller controls the refresh of the currently enabled memory to retain the data. Before the selector needs to switch from the currently enabled current memory to the enabled target memory, the storage controller sets the current memory to a self-refresh state to retain the storage data of the current memory. After the selector switches to enable the target memory, the storage controller controls the refresh of the target memory.

[0034] Combine the following Figure 1 and Figure 2 The present invention introduces a method for accessing data by a storage controller provided by the present invention.

[0035] In the power-on phase, when the storage controller is powered on, the storage controller trains the memory 101 connected to the selector group 3 in sequence. The purpose of the training is to obtain the power-on working state of each memory, the ambient temperature and other parameters, so as to ensure subsequent access according to the obtained parameters. For memories of different channels on the same selector, the training parameters can be universal. After the training is completed, each selector enables any memory of the multiple memories connected to it by default, and the storage controller controls the refresh of the currently enabled memory to maintain the data.

[0036] After the main control component sends the access request to the storage controller, the access request can be transmitted to the access control module 1 via the open industry standard interconnection interface 4 .

[0037] When the access request is to write write data to the target memory, the access control module 1 sends a selection signal to the corresponding selector; if the current memory currently enabled by the selector is the target memory, the write data is stored in the target memory; otherwise, the write data is cached in the access control module 1, and the current memory is set to the self-refresh state, the selector is switched to enable the target memory, and then the write data is stored in the target memory; When the access request is to read the read data of the target memory, the access control module 1 sends a selection signal to the corresponding selector; if the current memory currently enabled by the selector is the target memory, the read data is obtained from the target memory; otherwise, the current memory is set to a self-refresh state, the selector is switched to enable the target memory, and then the read data is obtained from the target memory.

[0038] Based on the same inventive concept, the embodiment of the present application also provides an electronic system, such as Figure 3 As shown, including: The main control component 201, the memory 101 and the memory controller 301 provided in the above embodiment. The memory controller 301 communicates with the main control component 201 through an open industry standard interconnection interface and is connected to multiple memories 101 through a selector group to expand the memory capacity of the electronic system.

[0039] In an optional embodiment, based on the scalability and multi-port optional mechanism of open industry standard interconnection interface technology, an electronic system can be set up to include multiple main control components 201, and the storage controller 301 is communicatively connected to the multiple main control components 201 based on the open industry standard interconnection interface, so that the multiple main control components share the storage controller 301 and share multiple memories 101.

[0040] Since the storage controller 301 included in the electronic system introduced in the embodiment of the present application is exactly the storage controller introduced in the embodiment of the present application, the principle and structure of the storage controller, as well as the connection method between the storage controller and the main control component 201 and the memory 101 have been described in detail above, they will not be repeated here. Any electronic system including the storage controller of the embodiment of the present application belongs to the scope of protection of the present invention.

[0041] The technical solution provided in the embodiments of the present invention has at least the following technical effects or advantages: The storage controller and electronic system provided by the embodiment of the present invention are configured to connect the storage interfaces of the storage interface group to the selectors of the selector group in a one-to-one correspondence, and to expand the connection of multiple memories through each selector to achieve the expansion of storage capacity. In addition, an access control module is configured to generate a selection signal that can point to the target memory to be accessed according to the access request, and transmit the selection signal to the selector group, so that the selector can determine the target memory according to the selection signal, and switch to enable the target memory for correct access, thereby ensuring the reliability of access on the basis of expanding the storage capacity.

[0042] The algorithm and display provided herein are not inherently related to any particular computer, virtual system or other device. Various general purpose systems can also be used together with the teachings based on this. According to the above description, it is obvious that the structure required for constructing such systems. In addition, the present invention is not directed to any specific programming language either. It should be understood that various programming languages ​​can be utilized to realize the content of the present invention described herein, and the description of the above specific languages ​​is for disclosing the best mode of the present invention.

[0043] In the description provided herein, a large number of specific details are described. However, it is understood that embodiments of the present invention can be practiced without these specific details. In some instances, well-known methods, structures and techniques are not shown in detail so as not to obscure the understanding of this description.

[0044] Similarly, it should be understood that in order to streamline the present disclosure and aid in understanding one or more of the various inventive aspects, in the above description of exemplary embodiments of the present invention, various features of the present invention are sometimes grouped together into a single embodiment, figure, or description thereof.

[0045] Those skilled in the art will appreciate that the modules in the devices in the embodiments may be adaptively changed and arranged in one or more devices different from the embodiments. The modules or units or components in the embodiments may be combined into one module or unit or component, and further may be divided into a plurality of submodules or subunits or subcomponents. All features disclosed in this specification (including the abstract and drawings) and all processes or units of any method or device disclosed in this manner may be combined in any combination, except that at least some of such features and / or processes or units are mutually exclusive. Unless otherwise expressly stated, each feature disclosed in this specification (including the accompanying abstract and drawings) may be replaced by an alternative feature providing the same, equivalent or similar purpose.

[0046] Furthermore, those skilled in the art will appreciate that although some embodiments herein include certain features included in other embodiments but not other features, the combination of features from different embodiments is meant to be within the scope of the present invention and to form different embodiments.

[0047] It should be noted that the above embodiments illustrate the present invention rather than limiting it. Any reference symbol between brackets should not be constructed as a limitation of the present invention. The word "comprising" does not exclude the presence of components or steps not listed in the present invention. The word "one" or "an" preceding a component does not exclude the presence of multiple such components. The present invention can be implemented by means of hardware including several different components and by means of appropriately programmed computers. In the embodiments in which several devices are listed, several of these devices can be embodied by the same hardware item. The use of the words first, second, and third, etc. does not indicate any order. These words can be interpreted as names.

Claims

1. A storage controller, characterized in that: include: Access control module, storage interface group and selector group; The access control module is connected to the storage interface group, and the access control module generates a selection signal according to the access address carried in the received access request, and transmits the selection signal to the selector group through the storage interface group; The storage interfaces of the storage interface group are connected one-to-one with the selectors of the selector group, and each of the selectors is connected to multiple memories; wherein the selector switches to enable the target memory corresponding to the access address according to the received selection signal to access the target memory.

2. The storage controller according to claim 1, wherein: The access control module includes: Address mapping module, address selection switch and storage interface control module; The address mapping module is connected to the address selection switch to identify the access address according to the access request and send the access address to the address selection switch; The address selection switch is connected to the storage interface control module to generate the selection signal according to the access address and address mapping data, wherein the address mapping data represents the corresponding relationship between the memory connected to the selector group and the access address; The storage interface control module is connected to the storage interface group to select the storage interface corresponding to the access address according to the selection signal, and sends the selection signal to the corresponding selector through the selected storage interface.

3. The storage controller according to claim 2, wherein: The storage interface control module includes a detection unit, which is used to detect the number of memories connected to the selector group and generate the address mapping data according to the number.

4. The storage controller according to claim 2, wherein: The storage interface control module includes a cache unit, and the cache unit is used to provide data cache space before the selector switches to enable the target memory during the process of writing data to the target memory.

5. The storage controller according to claim 1, wherein: Before the selector switches from the currently enabled current memory to enabling the target memory, the storage controller sets the current memory to a self-refresh state to maintain storage data of the current memory; After the selector is switched to enable the target memory, the memory controller controls refreshing of the target memory.

6. The storage controller according to claim 5, wherein: When the access request is to write write data to the target memory, the access control module sends the selection signal to the corresponding selector; if the current memory currently enabled by the selector is the target memory, the write data is stored in the target memory; Otherwise, the write data is cached into the access control module, the current memory is set to a self-refresh state, the selector is switched to enable the target memory, and the write data is stored into the target memory; When the access request is to read data of the target memory, the access control module sends the selection signal to the corresponding selector; If the current memory currently enabled by the selector is the target memory, the read data is obtained from the target memory; otherwise, the current memory is set to a self-refresh state, the selector is switched to enable the target memory, and then the read data is obtained from the target memory.

7. The storage controller according to claim 1, wherein: Also includes: An open industry standard interconnection interface is connected to the access control module and is used for communication between the access control module and the main control component.

8. The storage controller according to claim 1, wherein: The multiple memories connected to the selector are dynamic random access memories; And / or, the storage interface group is a double rate synchronous dynamic random access memory interface group.

9. An electronic system, characterized in that: include: A main control component, a memory and a storage controller as claimed in any one of claims 1 to 8; The storage controller communicates with the main control component through an open industry standard interconnection interface and is connected to a plurality of the memories through the selector group to expand the memory capacity of the electronic system.

10. The electronic system according to claim 9, wherein: include: There are multiple master control components, and the storage controller is communicatively connected with the multiple master control components based on the open industry standard interconnection interface, so that the multiple master control components share the storage controller.

Citation Information

Patent Citations

  • Chip selection enabling control device, reading device, erasing device and flash memory

    CN115831198A

  • Read control system for DDR (Double Data Rate) memory

    CN116226032A

  • Method and system for realizing high-speed memory extension in SOC, chip and storage medium

    CN117009264A

  • Storage structure and memory

    CN117350232A

  • Controller synchronous dynamic random access storage

    CN1900918A