Receiver and electronic equipment applied to low-voltage power line high-speed carrier communication system

By designing a receiver containing a low noise amplifier and a cross -guided amplifier link, and using a magazine to eliminate the bottom noise, the HPLC receiver in the photovoltaic communication system has a large problem of noise and a low signal -to -noise ratio. The signal -to -noise ratio and better communication performance.

CN119363136AActive Publication Date: 2025-01-24XIAXIN MICROELECTRONICS SHANGHAI CO LTD
View PDF 5 Cites 0 Cited by

Patent Information

Application Number
CN202411267124.6
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-09-10
Publication Date
2025-01-24
Estimated Expiration
2044-09-10

AI Technical Summary

Technical Problem

In photovoltaic communication systems, the HPLC receiver has a large noise floor, resulting in a relatively low signal-to-noise.

Method used

A receiver applied to a low -voltage power line high -speed carrier communication system, including low noise amplifier, first cross -guidance amplifier link, second cross -guided amplifier link, and additional magazine. By input the output signal of the low noise amplifier to the two cross -guided amplifier links, and use the additional additionifier for additional operations to eliminate the bottom noise in the receiving signal and increase the signal -to -noise ratio.

Benefits of technology

It effectively reduces the noise floor of the receiver, increases the signal-to-noise ratio, and improves the communication performance of the HPLC system.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119363136A_ABST
    Figure CN119363136A_ABST
Patent Text Reader

Abstract

The invention relates to a receiver and electronic equipment applied to a low-voltage power line high-speed carrier communication system, and the receiver comprises a low-noise amplifier, a first transconductance amplification link, a second transconductance amplification link and an adder, the output end of the first transconductance amplification link is coupled with the input end of the first transconductance amplification link and the input end of the second transconductance amplification link; the output end of the first transconductance amplification link is coupled with the first input end of the summator; the output end of the second transconductance amplification link is coupled with the second input end of the summator; the polarity of an output signal of the first transconductance amplification link is opposite to that of an output signal of the second transconductance amplification link; and the output end of the adder outputs an addition operation result. By adopting the scheme, the ground noise of the receiver can be effectively reduced, and the signal-to-noise ratio of the receiver is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of communication equipment, and in particular to a receiver and electronic equipment applied to a low-voltage power line high-speed carrier communication system. Background Art

[0002] Photovoltaic inverters can convert the variable DC voltage generated by photovoltaic (PV) solar panels into AC power at the mains frequency, thereby feeding the electrical energy generated by the solar panels back to the mains network.

[0003] High speed power line carrier communication (HPLC) refers to a technology for communicating through the power lines of the mains network. In the prior art, the alternating current output by the photovoltaic inverter can be used for data transmission through the HPLC technology to form a photovoltaic communication system.

[0004] In the photovoltaic communication system, affected by the photovoltaic inverter, the background noise (also called background noise, etc.) of the HPLC receiver is relatively large. Summary of the invention

[0005] The present invention aims at providing a receiver and electronic equipment for use in a HPLC system, wherein the receiver has a low noise floor and a high signal-to-noise ratio.

[0006] In a first aspect, the present invention provides a receiver for low-voltage power line high-speed carrier communication system, which can be used in an HPLC communication system. The receiver includes: a low-noise amplifier, a first transconductance amplifier link, a second transconductance amplifier link and an adder, wherein: the low-noise amplifier, an input end of which inputs a received signal, and an output end of which is coupled to the input end of the first transconductance amplifier link and the input end of the second transconductance amplifier link; the first transconductance amplifier link, an output end of which is coupled to the first input end of the adder; the second transconductance amplifier link, an output end of which is coupled to the second input end of the adder; the output signal of the first transconductance amplifier link is opposite to the output signal of the second transconductance amplifier link in polarity; the adder, an output end of which outputs the addition operation result.

[0007] The receiver includes a low noise amplifier, a first transconductance amplification link, a second transconductance amplification link and an adder. The output signal of the low noise amplifier is input to the first transconductance amplification link and the second transconductance amplification link respectively. Since the output signal of the first transconductance amplification link has an opposite polarity to the output signal of the second transconductance amplification link, the addition operation of the adder can effectively eliminate the background noise in the received signal and improve the signal-to-noise ratio.

[0008] Optionally, the first transconductance amplification link includes: a first RF transconductor and a first transimpedance amplifier, wherein: the first RF transconductor has an input end coupled to the output end of the low noise amplifier, and an output end coupled to the input end of the first transimpedance amplifier; the first transimpedance amplifier has an output end coupled to the first input end of the adder.

[0009] Optionally, the receiver further includes: a first voltage bias unit, adapted to provide a bias voltage for the first RF transconductance and the first transimpedance amplifier.

[0010] The first radio frequency transconductor and the first transimpedance amplifier share the same first voltage bias unit, and there is no need to set up two first voltage bias units, so the power consumption and area of ​​the receiver can be reduced.

[0011] Optionally, the first voltage bias unit includes: a first PMOS tube and a second PMOS tube, wherein: the first PMOS tube has a source input power supply voltage, a drain coupled to the power supply terminal of the first RF transconductor, and a gate coupled to the gate of the second PMOS tube; the second PMOS tube has a source input power supply voltage, a drain coupled to the power supply terminal of the first transimpedance amplifier, and a gate input bias voltage.

[0012] Optionally, the second transconductance amplification link includes: a second RF transconductor and a second transimpedance amplifier, wherein: the second RF transconductor has an input end coupled to the output end of the low noise amplifier, and an output end coupled to the input end of the second transimpedance amplifier; the second transimpedance amplifier has an output end coupled to the second input end of the adder.

[0013] Optionally, the receiver further includes: a second voltage bias unit, adapted to provide a bias voltage for the second RF transconductance and the second transimpedance amplifier.

[0014] Optionally, the second voltage bias unit includes: a third PMOS tube and a fourth PMOS tube, wherein: the third PMOS tube has a source input of the power supply voltage, a drain coupled to the power supply terminal of the second RF transconductor, and a gate coupled to the gate of the fourth PMOS tube; the fourth PMOS tube has a source input of the power supply voltage, a drain coupled to the power supply terminal of the second transimpedance amplifier, and a gate input of the bias voltage.

[0015] The second radio frequency transconductor and the second transimpedance amplifier share the same second voltage bias unit, and there is no need to provide two second voltage bias units, thereby reducing the power consumption and area of ​​the receiver.

[0016] Optionally, the receiver further includes: a programmable gain amplifier, an input end of which is coupled to the output end of the adder.

[0017] Optionally, the receiver further includes: an analog-to-digital converter, whose input end is coupled to the output end of the programmable gain amplifier, suitable for performing analog-to-digital conversion on the output signal of the programmable gain amplifier and outputting a corresponding digital signal.

[0018] In a second aspect, the present invention further provides an electronic device, comprising any one of the above-mentioned receivers. BRIEF DESCRIPTION OF THE DRAWINGS

[0019] Figure 1 is a structural schematic diagram of a receiver applied to an HPLC system in an embodiment of the present invention;

[0020] Figure 2 is a structural schematic diagram of a first transconductance amplification link in an embodiment of the present invention;

[0021] Figure 3 is a structural schematic diagram of a second transconductance amplification link in an embodiment of the present invention;

[0022] Figure 4 It is a detailed structural diagram of a receiver applied to an HPLC system in an embodiment of the present invention. DETAILED DESCRIPTION

[0023] As described in the above background technology, in a photovoltaic communication system, affected by the photovoltaic inverter, the background noise of the HPLC receiver is relatively large, resulting in a low signal-to-noise ratio of the HPLC receiver.

[0024] In the embodiment of the present invention, the output signal of the low noise amplifier is input to the first transconductance amplification link and the second transconductance amplification link respectively. Since the output signal of the first transconductance amplification link has an opposite polarity to the output signal of the second transconductance amplification link, the addition operation of the adder can effectively eliminate the background noise in the received signal and improve the signal-to-noise ratio.

[0025] In order to make the above-mentioned objects, features and beneficial effects of the present invention more obvious and easy to understand, specific embodiments of the present invention are described in detail below with reference to the accompanying drawings.

[0026] The embodiment of the present invention provides a receiver, referring to Figure 1 The receiver provided in the embodiment of the present invention can be applied in an HPLC system.

[0027] In an embodiment of the present invention, the receiver may include a low noise amplifier 11, a first transconductance amplification link 12, a second transconductance amplification link 13 and an adder 14, wherein:

[0028] The input end of the low noise amplifier 11 can input the receiving signal signal, and the output end of the low noise amplifier 11 can be coupled to the input end of the first transconductance amplification link 12 and the input end of the second transconductance amplification link 13 respectively;

[0029] The output terminal of the first transconductance amplification link 12 is coupled to the first input terminal of the adder 14, and is suitable for performing transconductance amplification on the received input signal;

[0030] The output end of the second transconductance amplification link 13 is coupled to the second input end of the adder 14, and is suitable for performing transconductance amplification on the received input signal;

[0031] The output terminal of the adder 14 can output the addition result.

[0032] In the embodiment of the present invention, the output signal of the first transconductance amplification link 12 has an opposite polarity to the output signal of the second transconductance amplification link 13. In other words, the output signal of the first transconductance amplification link 12 is inverted to the output signal of the second transconductance amplification link 13.

[0033] In a specific implementation, since the power of the received signal is usually relatively small, the received signal can be low-noise amplified by the low-noise amplifier 11, thereby increasing the power of the received signal.

[0034] In a specific implementation, the first transconductance amplification link 12 may include: a first radio frequency transconductance and a first transimpedance amplifier, wherein:

[0035] An input end of the first radio frequency transconductor is coupled to an output end of the low noise amplifier 11, and an output end of the first radio frequency transconductor is coupled to an input end of the first transimpedance amplifier;

[0036] An output terminal of the first transimpedance amplifier is coupled to a first input terminal of the adder 14 .

[0037] In a specific implementation, the second transconductance amplification link 13 may include: a second radio frequency transconductance and a second transimpedance amplifier, wherein:

[0038] An input end of the second radio frequency transconductor is coupled to an output end of the low noise amplifier 11, and an output end of the second radio frequency transconductor is coupled to an input end of the second transimpedance amplifier;

[0039] An output terminal of the second transimpedance amplifier is coupled to a second input terminal of the adder 14 .

[0040] In the embodiment of the present invention, the polarity of the first transimpedance amplifier is opposite to that of the second transimpedance amplifier. The above opposite polarity may mean that the output signal of the first transimpedance amplifier is inverted to the output signal of the second transimpedance amplifier.

[0041] In a specific implementation, by presetting the gain factor of the first transconductance amplification link and the gain factor of the second transconductance amplification link, the noise floor on the first transconductance amplification link and the noise floor on the second transconductance amplification link can be made to have the same energy and opposite phase. Therefore, by adding the output signal of the first transconductance amplification link and the output signal of the second transconductance amplification link through an adder, a received signal with the noise floor eliminated can be obtained. Thus, the signal-to-noise ratio of the receiver can be improved.

[0042] Specifically, the target amplification factor of the first transconductance amplification link and the target amplification factor of the second transconductance amplification link can be obtained in advance by testing, and the target amplification factor of the first transconductance amplification link and the target amplification factor of the second transconductance amplification link can be stored in a preset memory. When the receiver is working, the target amplification factor of the first transconductance amplification link and the target amplification factor of the second transconductance amplification link can be obtained from the memory, and the first transconductance amplification link and the second transconductance amplification link can be configured accordingly.

[0043] In a specific implementation, the receiver may further include a first voltage bias unit, and the first voltage bias unit is used to provide a bias voltage for the first radio frequency transconductance and the first transimpedance amplifier.

[0044] In some embodiments, the first voltage bias unit may include a first PMOS transistor and a second PMOS transistor, wherein:

[0045] The source of the first PMOS tube can input a power supply voltage, the drain of the first PMOS tube is coupled to the power supply terminal of the first RF transconductor, the gate of the first PMOS tube is coupled to the gate of the second PMOS tube; the gate of the first PMOS tube inputs a bias voltage;

[0046] The source of the second PMOS tube is input with a power supply voltage, and the drain of the second PMOS tube is coupled to the power supply terminal of the first transimpedance amplifier.

[0047] Reference Figure 2 , a schematic structural diagram of a first transconductance amplification link in an embodiment of the present invention is given.

[0048] Figure 2 In the embodiment, the source of the first PMOS tube MP1 inputs the power supply voltage VDD, the drain of the first PMOS tube MP1 is coupled to the power supply terminal of the first RF transconductor Gm, and the gate of the first PMOS tube MP1 inputs the bias voltage Vbias.

[0049] The source of the second PMOS tube MP2 is input with the power supply voltage VDD, the drain of the second PMOS tube MP2 is coupled with the power supply terminal of the first transimpedance amplifier TIA, and the gate of the second PMOS tube MP2 is input with the bias voltage Vbias.

[0050] Thus, the first RF transconductor and the first transimpedance amplifier share the same first voltage bias unit, and there is no need to set two first voltage bias units, so the power consumption and area of ​​the receiver can be reduced. In addition, by sharing the same first voltage bias unit, the first RF transconductor and the first transimpedance amplifier can be better matched.

[0051] In a specific implementation, the receiver may further include a second voltage bias unit, and the second voltage bias unit is used to provide a bias voltage for the second radio frequency transconductance and the second transimpedance amplifier.

[0052] In some embodiments, the first voltage bias unit may include a third PMOS transistor and a fourth PMOS transistor, wherein:

[0053] The source of the third PMOS tube can input the power supply voltage, the drain of the third PMOS tube is coupled to the power supply terminal of the second RF transconductor, the gate of the third PMOS tube is coupled to the gate of the fourth PMOS tube; the gate of the third PMOS tube inputs the bias voltage;

[0054] A source of the fourth PMOS tube inputs a power supply voltage, and a drain of the fourth PMOS tube is coupled to a power supply terminal of the second transimpedance amplifier.

[0055] Reference Figure 3 , a schematic structural diagram of a second transconductance amplification link in an embodiment of the present invention is given.

[0056] Figure 3 In the embodiment, the source of the third PMOS tube MP3 inputs the power supply voltage VDD, the drain of the third PMOS tube MP3 is coupled to the power supply terminal of the second RF transconductor AUX Gm, and the gate of the third PMOS tube MP3 inputs the bias voltage Vbias.

[0057] The source of the fourth PMOS transistor MP4 is input with the power supply voltage VDD, the drain of the fourth PMOS transistor MP4 is coupled to the power supply terminal of the first transimpedance amplifier AUX TIA, and the gate of the fourth PMOS transistor MP4 is input with the bias voltage Vbias.

[0058] Thus, the second RF transconductor and the second transimpedance amplifier share the same second voltage bias unit, and there is no need to set two second voltage bias units, so the power consumption and area of ​​the receiver can be further reduced. In addition, by sharing the same second voltage bias unit, the second RF transconductor and the second transimpedance amplifier can be better matched.

[0059] In an embodiment of the present invention, the receiver may further include a programmable gain amplifier (PGA). The input end of the programmable gain amplifier is coupled to the output end of the adder to amplify the output signal of the adder. Since the background noise of the photovoltaic inverter has been eliminated in the output signal of the adder, the output signal of the adder is the receiving signal with the background noise removed. Therefore, the programmable gain amplifier amplifies the receiving signal with the background noise removed.

[0060] In a specific implementation, the receiver may further include an analog to digital converter (ADC). The input end of the ADC is coupled to the output end of the programmable gain amplifier, and is suitable for performing analog-to-digital conversion on the output signal of the programmable gain amplifier and outputting a corresponding digital signal.

[0061] In specific applications, the programmable gain amplifier is a highly versatile amplifier, and the amplification factor of the programmable gain amplifier can be adjusted through the program according to the actual application requirements. By adjusting the amplification factor of the programmable gain amplifier, the full-scale signal of the analog-to-digital converter is made uniform, thereby improving the measurement accuracy. The programmable gain amplifier can include a fully balanced differential amplifier module, a decoder module, and a resistor switch array module. The above-mentioned programmable gain amplifier, analog-to-digital converter, etc. can all use existing devices, which will not be described here.

[0062] It is understandable that the receiver may also include other modules, such as a baseband processing module, a filtering module, a mixing module, etc. The roles played by the above-mentioned other modules in the receiver and their positions in the circuit structure of the receiver can be referred to the existing HPLC receiver, and will not be described in detail here.

[0063] Reference Figure 4 , a detailed structural diagram of a receiver in an embodiment of the present invention is given. The receiver includes a low noise amplifier, a first radio frequency transconductance, a first transimpedance amplifier, a second radio frequency transconductance, a second transimpedance amplifier, an adder, a first PMOS tube, a second PMOS tube, a third PMOS tube, a fourth PMOS tube, a programmable gain amplifier, and an analog-to-digital converter.

[0064] like Figure 4 As shown, the input end of the low noise amplifier 11 inputs the receiving signal of the receiver, and the output end of the low noise amplifier 11 is coupled to the input end of the first radio frequency transconductor Gm and the input end of the second radio frequency transconductor AUX Gm respectively;

[0065] An output terminal of the first radio frequency transconductor Gm is coupled to an input terminal of the first transimpedance amplifier TIA;

[0066] An output terminal of the first transimpedance amplifier TIA is coupled to a first input terminal of the adder 14;

[0067] The source of the first PMOS tube MP1 is input with a power supply voltage VDD, the drain of the first PMOS tube MP1 is coupled with the power supply terminal of the first RF transconductor Gm, and the gate of the first PMOS tube MP1 is input with a bias voltage Vbias;

[0068] The source of the second PMOS tube MP2 is input with the power supply voltage VDD, the drain of the second PMOS tube MP2 is coupled with the power supply terminal of the first transimpedance amplifier TIA, and the gate of the second PMOS tube MP2 is input with the bias voltage Vbias;

[0069] An output terminal of the second radio frequency transconductor AUX Gm is coupled to an input terminal of the second transimpedance amplifier AUX TIA;

[0070] An output terminal of the second transimpedance amplifier AUX TIA is coupled to a second input terminal of the adder;

[0071] The source of the third PMOS tube MP3 is input with the power supply voltage VDD, the drain of the third PMOS tube MP3 is coupled with the power supply terminal of the second RF transconductor AUX Gm, and the gate of the third PMOS tube MP3 is input with the bias voltage Vbias;

[0072] The source of the fourth PMOS tube MP4 is input with the power supply voltage VDD, the drain of the fourth PMOS tube MP4 is coupled with the power supply terminal of the first transimpedance amplifier AUX TIA, and the gate of the fourth PMOS tube MP4 is input with the bias voltage Vbias;

[0073] The output terminal of the adder 14 is coupled to the input terminal of the programmable gain amplifier PGA;

[0074] The output end of the programmable gain amplifier PGA is coupled to the input end of the analog-to-digital converter ADC to amplify the output signal of the adder 14 by a corresponding multiple;

[0075] The output terminal of the analog-to-digital converter ADC outputs the converted digital signal.

[0076] An embodiment of the present invention further provides an electronic device, which can be applied in an HPLC system, and the electronic device can include the receiver provided by any of the above embodiments.

[0077] In a specific implementation, the above-mentioned received signal may be a signal received by a receiver. The receiver may include a receiving antenna, and the above-mentioned received signal may be a signal received by the receiving antenna. The received signal may be low-noise amplified by a low-noise amplifier.

[0078] Although the present invention is disclosed as above, the present invention is not limited thereto. Any person skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the scope defined by the claims.

Claims

1. A receiver for low voltage power line high speed carrier communication system, characterized in that: The invention is applied in a low-voltage power line high-speed carrier communication system, comprising: a low-noise amplifier, a first transconductance amplification link, a second transconductance amplification link and an adder, wherein: The low noise amplifier has an input terminal receiving a received signal and an output terminal coupled to an input terminal of the first transconductance amplification link and an input terminal of the second transconductance amplification link; The first transconductance amplification link has an output terminal coupled to the first input terminal of the adder; The output end of the second transconductance amplification link is coupled to the second input end of the adder; the output signal of the first transconductance amplification link has an opposite polarity to the output signal of the second transconductance amplification link; and the output end of the adder outputs the addition operation result.

2. The receiver according to claim 1, characterized in that The first transconductance amplification link comprises: a first radio frequency transconductance, a first transimpedance amplifier, wherein: The first RF transconductor has an input end coupled to the output end of the low noise amplifier, and an output end coupled to the input end of the first transimpedance amplifier; An output terminal of the first transimpedance amplifier is coupled to a first input terminal of the adder.

3. The receiver according to claim 2, characterized in that Also includes: The first voltage bias unit is adapted to provide a bias voltage for the first radio frequency transconductance and the first transimpedance amplifier.

4. The receiver according to claim 3, characterized in that The first voltage bias unit includes: a first PMOS tube and a second PMOS tube, wherein: The first PMOS tube has a source terminal inputting a power supply voltage, a drain terminal coupled to the power supply terminal of the first RF transconductor, and a gate terminal coupled to the gate terminal of the second PMOS tube; The second PMOS tube has a source terminal inputting the power supply voltage, a drain terminal coupled to the power supply terminal of the first transimpedance amplifier, and a gate terminal inputting the bias voltage.

5. The receiver according to claim 1, characterized in that The second transconductance amplification link comprises: a second radio frequency transconductance, a second transimpedance amplifier, wherein: The second RF transconductor has an input end coupled to the output end of the low noise amplifier and an output end coupled to the input end of the second transimpedance amplifier; An output terminal of the second transimpedance amplifier is coupled to the second input terminal of the adder.

6. The receiver according to claim 5, characterized in that Also includes: The second voltage bias unit is adapted to provide a bias voltage for the second radio frequency transconductance and the second transimpedance amplifier.

7. The receiver according to claim 6, characterized in that The second voltage bias unit includes: a third PMOS tube and a fourth PMOS tube, wherein: The third PMOS tube has a source inputting a power supply voltage, a drain coupled to the power supply terminal of the second RF transconductor, and a gate coupled to the gate of the fourth PMOS tube; The fourth PMOS tube has a source terminal inputting the power supply voltage, a drain terminal coupled to the power supply terminal of the second transimpedance amplifier, and a gate terminal inputting the bias voltage.

8. The receiver according to any one of claims 1 to 7, characterized in that: Also includes: The programmable gain amplifier has an input terminal coupled to the output terminal of the adder.

9. The receiver according to claim 8, characterized in that Also includes: The analog-to-digital converter has an input terminal coupled to the output terminal of the programmable gain amplifier and is suitable for performing analog-to-digital conversion on the output signal of the programmable gain amplifier and outputting a corresponding digital signal.

10. An electronic device, characterized in that: The invention comprises a receiver as claimed in any one of claims 1 to 9.

Citation Information

Patent Citations

  • Radio frequency low noise amplifier with automatic gain control

    CN1918790A

  • Mixer capable of decreasing distortion of output current and method of frequency modulation

    KR100630626B1

  • Amplifier circuit

    US20060125567A1

  • Apparatus and methods for biasing low noise amplifiers

    US20180054166A1

  • Tunable RF bandpass transconductance amplifier

    WO2009123583A1