Electronic equipment and charging method
By designing the on-off state of the switch module in the electronic device, the first charging module and the second charging module simultaneously charge the power module, the problem of low charging speed in the prior art is solved, and a more efficient charging process is achieved.
Patent Information
- Application Number
- CN202311101801.2
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2023-08-29
- Publication Date
- 2025-02-28
AI Technical Summary
When existing electronic devices are quickly charged through the auxiliary charging path, the main charging path does not charge, resulting in a lower charging speed.
An electronic device is designed, including a power supply module, an interface module, a first charging module, a second charging module, a first switching module and a second switching module. By controlling the on-off state of the switching module, the first charging module and the second charging module simultaneously charge the power supply module.
The charging speed of electronic devices is improved, and the charging efficiency is improved by simultaneously utilizing the main charging path and the auxiliary charging path.
Smart Images

Figure 00000000_0000_ABST
Abstract
Description
Technical Field
[0001] The present disclosure relates to the technical field of electronic devices, and in particular to an electronic device and a charging method. Background Art
[0002] With the development of science and technology, electronic devices are becoming more and more popular, which improves people's production and life. Some electronic devices need to use a built-in charging module to charge the internal power supply, which includes a low-power main charging path and a high-power auxiliary charging path. However, during the process of quickly charging the internal power supply through the auxiliary charging path, the main charging path will not charge the internal power supply, resulting in a low charging speed. Summary of the invention
[0003] The present disclosure provides an electronic device and a charging method, the main purpose of which is to improve the charging speed of the electronic device.
[0004] According to one aspect of the present disclosure, an electronic device is provided, comprising: a power module, an interface module, a first charging module, a second charging module, a first switch module, and a second switch module; wherein:
[0005] The interface module is respectively connected to the first end of the first switch module and the first end of the second charging module, the second end of the second charging module is connected to the first end of the second switch module, the second end of the second switch module is respectively connected to the second end of the first switch module and the first end of the first charging module, and the second end of the first charging module and the third end of the second charging module are respectively connected to the power module;
[0006] The maximum charging power of the first charging module is less than the maximum charging power of the second charging module.
[0007] Optionally, in an embodiment of the present disclosure, when the interface module is connected to an external power source and the first switch module is in an off state, the current input by the external power source sequentially passes through the interface module, the first end of the second charging module, the second charging module, and the third end of the second charging module to charge the power module; and
[0008] The current input by the external power supply passes through the interface module, the first end of the second charging module, the second charging module, the second end of the second charging module, the second switch module, and the first charging module in sequence to charge the power module.
[0009] Optionally, in an embodiment of the present disclosure, the control end of the first switch module is connected to the driving end of the first charging module, and the control end of the second switch module is connected to the driving end of the second charging module.
[0010] Optionally, in an embodiment of the present disclosure, the interface module includes at least one of the following interface submodules:
[0011] Wired interface submodule;
[0012] Wireless interface submodule.
[0013] Optionally, in one embodiment of the present disclosure, the wired interface submodule includes a wired interface terminal and a third switch module; wherein,
[0014] The wired interface terminal is connected to a first end of the third switch module, and a second end of the third switch module is respectively connected to a first end of the first switch module and a first end of the second charging module.
[0015] Optionally, in one embodiment of the present disclosure, the control end of the third switch module is connected to the first sub-driving end of the second charging module.
[0016] Optionally, in one embodiment of the present disclosure, the wireless interface submodule includes a wireless interface terminal and a fourth switch module; wherein,
[0017] The wireless interface terminal is connected to a first end of the fourth switch module, and a second end of the fourth switch module is respectively connected to a first end of the first switch module and a first end of the second charging module.
[0018] Optionally, in one embodiment of the present disclosure, the control end of the fourth switch module is connected to the second sub-driving end of the second charging module.
[0019] Optionally, in one embodiment of the present disclosure, the electronic device further includes a protection switch module; wherein,
[0020] The first end of the protection switch module is respectively connected to the wireless interface terminal and the first end of the fourth switch module, and the second end of the protection switch module is respectively connected to the second end of the first switch module, the first end of the first charging module and the second end of the second switch module.
[0021] Optionally, in an embodiment of the present disclosure, the switch module adopts any of the following switch circuits:
[0022] Back-to-back transistor switch circuit;
[0023] Single transistor switching circuit.
[0024] Optionally, in one embodiment of the present disclosure, the back-to-back transistor switch circuit includes a first transistor, a second transistor, a first diode and a second diode; wherein,
[0025] The connection point between the source of the first transistor and the anode of the first diode is the first end of the back-to-back transistor switch circuit, the drain of the first transistor is respectively connected to the drain of the second transistor, the cathode of the first diode and the cathode of the second diode, the connection point between the source of the second transistor and the anode of the second diode is the second end of the back-to-back transistor switch circuit, and the connection point between the gate of the first transistor and the gate of the second transistor is the control end of the back-to-back transistor switch circuit.
[0026] Optionally, in one embodiment of the present disclosure, the single transistor switch circuit includes a third transistor and a third diode; wherein,
[0027] The connection point between the drain of the third transistor and the cathode of the third diode is the first end of the single-transistor switch circuit, the connection point between the source of the third transistor and the anode of the third diode is the second end of the single-transistor switch circuit, and the gate of the third transistor is the control end of the single-transistor switch circuit.
[0028] Optionally, in one embodiment of the present disclosure, the second charging module includes at least one charge pump circuit; wherein,
[0029] The first end of each of the charge pump circuits is respectively connected to the first end of the interface module and the first switch module, and the third end of each of the charge pump circuits is respectively connected to the second end of the first charging module and the power supply module;
[0030] A driving end of at least one of the charge pump circuits is connected to a control end of the second switch module.
[0031] Optionally, in one embodiment of the present disclosure, the charge pump circuit includes a charge pump chip; wherein,
[0032] The ratio of the port voltage corresponding to the first end of the charge pump chip to the port voltage corresponding to the second end of the charge pump chip and the port voltage corresponding to the third end of the charge pump chip is 4:2:1.
[0033] Optionally, in one embodiment of the present disclosure, the charge pump chip integrates a first capacitor, a second capacitor, a third capacitor, a fourth capacitor, a fifth capacitor, a sixth capacitor, a first transistor module, a second transistor module, a third transistor module, a fourth transistor module, a fifth transistor module, a sixth transistor module, a seventh transistor module, an eighth transistor module, a ninth transistor module, a tenth transistor module, an eleventh transistor module, a twelfth transistor module, a thirteenth transistor module, a fourteenth transistor module, a fifteenth transistor module, a sixteenth transistor module, a seventeenth transistor module, and an eighteenth transistor module; wherein,
[0034] The connection point between the drain of the first transistor module and the drain of the second transistor module is the first end of the charge pump chip, the source of the first transistor module is respectively connected to the drain of the fourth transistor module and the first end of the first capacitor, the source of the second transistor module is respectively connected to the drain of the third transistor module and the first end of the second capacitor, and the connection point between the source of the third transistor module, the source of the fourth transistor module, the drain of the fifth transistor module, the drain of the sixth transistor module and the first end of the fifth capacitor is the second end of the charge pump chip;
[0035] The source of the fifth transistor module is respectively connected to the drain of the seventh transistor module, the drain of the tenth transistor module and the first end of the third capacitor, the source of the seventh transistor module is respectively connected to the drain of the eighth transistor module and the second end of the first capacitor, the second end of the third capacitor is respectively connected to the source of the ninth transistor module, the source of the eleventh transistor module and the drain of the twelfth transistor module, and the drain of the eleventh transistor module is respectively connected to the drain of the sixteenth transistor module and the first end of the sixth capacitor;
[0036] The source of the sixth transistor module is respectively connected to the drain of the thirteenth transistor module, the drain of the eighteenth transistor module and the first end of the fourth capacitor, the source of the eighteenth transistor module is respectively connected to the drain of the seventeenth transistor module and the second end of the second capacitor, the second end of the fourth capacitor is respectively connected to the source of the fourteenth transistor module, the source of the sixteenth transistor module and the drain of the fifteenth transistor module, and the connection point between the source of the tenth transistor module, the drain of the ninth transistor module, the source of the thirteenth transistor module and the drain of the fourteenth transistor module is the third end of the charge pump chip;
[0037] A source of the eighth transistor module, a source of the twelfth transistor module, a source of the fifteenth transistor module, a source of the seventeenth transistor module, a second end of the fifth capacitor, and a second end of the sixth capacitor are grounded.
[0038] According to another aspect of the present disclosure, a charging method is provided, characterized in that it is applied to the electronic device as described in any one of the above aspects, and the method includes:
[0039] When the interface module is connected to an external power supply, the second charging module is controlled to convert the first voltage input by the interface module into a second voltage and a third voltage, and the power module is charged according to the third voltage, wherein the voltage value corresponding to the first voltage is greater than the voltage value corresponding to the second voltage, the voltage value corresponding to the second voltage is greater than the voltage value corresponding to the third voltage, and the second voltage is the voltage input by the second charging module to the first charging module;
[0040] The first switch module is controlled to be in an off state and the second switch module is controlled to be in an on state, so as to control the first charging module to convert the second voltage into a fourth voltage, and charge the power module according to the fourth voltage, wherein the voltage value corresponding to the third voltage is the same as the voltage value corresponding to the fourth voltage.
[0041] Optionally, in an embodiment of the present disclosure, the interface module includes a wired interface submodule and a wireless interface submodule, and before the controlling the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage, further includes:
[0042] When the wired interface terminal is connected to the external power supply, the third switch module is controlled to be in an on state and the fourth switch module is controlled to be in an off state;
[0043] When the wireless interface terminal is connected to the external power supply, the third switch module is controlled to be in an off state and the fourth switch module is controlled to be in an on state.
[0044] Optionally, in an embodiment of the present disclosure, the interface module includes a wired interface submodule and a wireless interface submodule, and after controlling the first switch module to be in an off state and the second switch module to be in an on state, the method further includes:
[0045] When the wired interface terminal is connected to the external power supply and the wireless interface terminal is connected to the wireless device to be charged, the protection switch module is controlled to transmit the second voltage output by the second charging module to the wireless interface terminal, so as to control the wireless interface terminal to wirelessly charge the wireless device to be charged.
[0046] Optionally, in one embodiment of the present disclosure, the method further includes:
[0047] When the interface module is connected to the device to be charged, the first switch module and the second switch module are controlled to be in a disconnected state, so as to control the current output by the power module to pass through the third end of the second charging module, the second charging module, the first end of the second charging module, and the interface module in sequence to reverse charge the device to be charged.
[0048] Optionally, in an embodiment of the present disclosure, controlling the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage includes:
[0049] Controlling the charge pump chip to be in a pre-charging state, so as to control the charge pump chip to charge the first capacitor, the second capacitor, the third capacitor and the fourth capacitor according to the first voltage, until the capacitor voltage corresponding to the first capacitor and the capacitor voltage corresponding to the second capacitor are both the second voltage, and the capacitor voltage corresponding to the third capacitor and the capacitor voltage corresponding to the fourth capacitor are both the third voltage;
[0050] The charge pump chip is controlled to switch alternately between a first conduction state and a second conduction state, so as to control the second end of the charge pump chip to output the second voltage and the third end of the charge pump chip to output the third voltage.
[0051] Optionally, in one embodiment of the present disclosure, the method further includes:
[0052] Controlling the first transistor module to be in an on state, the second transistor module to be in an off state, the third transistor module to be in an on state, the fourth transistor module to be in an off state, the fifth transistor module to be in an on state, the sixth transistor module to be in an off state, the seventh transistor module to be in an on state, the eighth transistor module to be in an off state, the ninth transistor module to be in an on state, the tenth transistor module to be in an off state, the eleventh transistor module to be in an on state, the twelfth transistor module to be in an off state, the thirteenth transistor module to be in an on state, the fourteenth transistor module to be in an off state, the fifteenth transistor module to be in an on state, the sixteenth transistor module to be in an off state, the seventeenth transistor module to be in an on state, and the eighteenth transistor module to be in an off state, so that the charge pump chip is in the first on state;
[0053] Control the first transistor module to be in the off state, the second transistor module to be in the on state, the third transistor module to be in the off state, the fourth transistor module to be in the on state, the fifth transistor module to be in the off state, the sixth transistor module to be in the on state, the seventh transistor module to be in the off state, the eighth transistor module to be in the on state, the ninth transistor module to be in the off state, the tenth transistor module to be in the on state, the eleventh transistor module to be in the off state, the twelfth transistor module to be in the on state, the thirteenth transistor module to be in the off state, the fourteenth transistor module to be in the on state, the fifteenth transistor module to be in the off state, the sixteenth transistor module to be in the on state, the seventeenth transistor module to be in the off state, and the eighteenth transistor module to be in the on state, so that the charge pump chip is in the second on state.
[0054] According to another aspect of the present disclosure, there is provided an electronic device, comprising:
[0055] at least one processor; and
[0056] a memory communicatively connected to the at least one processor; wherein,
[0057] The memory stores instructions that can be executed by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to perform any one of the methods described in the above aspect.
[0058] According to another aspect of the present disclosure, a non-transitory computer-readable storage medium storing computer instructions is provided, wherein the computer instructions are used to enable the computer to execute any one of the methods described in the above aspect.
[0059] According to another aspect of the present disclosure, a computer program product is provided, including a computer program, wherein when the computer program is executed by a processor, the computer program implements any one of the methods described in the aforementioned aspect.
[0060] In summary, the electronic device provided by the embodiment of the present disclosure includes: a power module, an interface module, a first charging module, a second charging module, a first switch module, and a second switch module; wherein the interface module is respectively connected to the first end of the first switch module and the first end of the second charging module, the second end of the second charging module is connected to the first end of the second switch module, the second end of the second switch module is respectively connected to the second end of the first switch module and the first end of the first charging module, the second end of the first charging module and the third end of the second charging module are respectively connected to the power module; the maximum charging power of the first charging module is less than the maximum charging power of the second charging module. Therefore, by setting the first switch module and the second switch module, and controlling the on-off state of the first switch module and the second switch module, the first charging module and the second charging module can be charged by the power module at the same time, and the charging speed of the electronic device can be improved.
[0061] Additional aspects and advantages of the present disclosure will be given in part in the following description and in part will be obvious from the following description or learned through practice of the present disclosure. BRIEF DESCRIPTION OF THE DRAWINGS
[0062] The above and / or additional aspects and advantages of the present disclosure will become apparent and easily understood from the following description of the embodiments in conjunction with the accompanying drawings, in which:
[0063] Figure 1 A schematic diagram of the structure of an electronic device provided by an embodiment of the present disclosure;
[0064] Figure 2 A schematic diagram of the structure of another electronic device provided by an embodiment of the present disclosure;
[0065] Figure 3 A schematic diagram of the structure of another electronic device provided by an embodiment of the present disclosure;
[0066] Figure 4 A schematic diagram of the structure of another electronic device provided by an embodiment of the present disclosure;
[0067] Figure 5 A schematic diagram of the structure of another electronic device provided by an embodiment of the present disclosure;
[0068] Figure 6 A schematic diagram of the structure of another electronic device provided by an embodiment of the present disclosure;
[0069] Figure 7A schematic diagram of the structure of a charge pump chip provided by an embodiment of the present disclosure;
[0070] Figure 8 A schematic diagram of a charging method provided in an embodiment of the present disclosure;
[0071] Fig. 9 A block diagram of an electronic device provided in an embodiment of the present disclosure. DETAILED DESCRIPTION
[0072] Embodiments of the present disclosure are described in detail below, examples of which are shown in the accompanying drawings, wherein the same or similar reference numerals throughout represent the same or similar elements or elements having the same or similar functions. The embodiments described below with reference to the accompanying drawings are exemplary and are only used to explain the present disclosure, and are not to be construed as limitations of the present disclosure. On the contrary, the embodiments of the present disclosure include all changes, modifications, and equivalents that fall within the spirit and connotation of the appended claims.
[0073] The present disclosure is described in detail below with reference to specific embodiments.
[0074] Figure 1 A schematic diagram of the structure of an electronic device provided by an embodiment of the present disclosure.
[0075] like Figure 1 As shown, the electronic device includes: a power module, an interface module, a first charging module, a second charging module, a first switch module and a second switch module; wherein,
[0076] The interface module is respectively connected to the first end of the first switch module and the first end of the second charging module, the second end of the second charging module is connected to the first end of the second switch module, the second end of the second switch module is respectively connected to the second end of the first switch module and the first end of the first charging module, and the second end of the first charging module and the third end of the second charging module are respectively connected to the power supply module.
[0077] According to some embodiments, the interface module is used to connect to an external power source to receive a first voltage input by the external power source.
[0078] According to some embodiments, both the first charging module and the second charging module may be used to perform voltage conversion on the first voltage, so that the converted first voltage can charge the power module.
[0079] In some embodiments, the branch where the first charging module is located can be, for example, a main charging path, and the branch where the second charging module is located can be, for example, an auxiliary charging path. The second charging module has a higher efficiency under large current conditions, so the charging power is larger, that is, the maximum charging power of the first charging module is less than the maximum charging power of the second charging module.
[0080] For example, the charging power range of the first charging module may be 7.5W to 18W, and the charging power of the second charging module may be greater than 27W.
[0081] According to some embodiments, the power module may include, for example, a battery, the second end of the first charging module and the third end of the second charging module are respectively connected to the positive electrode of the battery, and the negative electrode of the battery is grounded.
[0082] Optionally, in one embodiment of the present disclosure, when the interface module is connected to the external power supply and the first switch module is in the disconnected state, the current input by the external power supply can sequentially pass through the interface module, the first end of the second charging module, the second charging module, and the third end of the second charging module to charge the power module; and,
[0083] The current input by the external power supply can sequentially pass through the interface module, the first end of the second charging module, the second charging module, the second end of the second charging module, the second switch module, and the first charging module to charge the power module.
[0084] According to some embodiments, when charging the power module through an external power supply, first, the interface module can transmit the first voltage input by the external power supply to the second charging module. Then, the second charging module can convert the first voltage into a second voltage and a third voltage. Secondly, the second switch module is controlled to be in an on state so that the second voltage is input to the first end of the first charging module through the second switch module; at the same time, the first switch module is controlled to be in an off state, which can prevent the current output by the interface module from being fed back to the second end of the second charging module through the first switch module. Finally, the first charging module can convert the input second voltage into a fourth voltage, and both the third voltage and the fourth voltage can be used to charge the power module. Therefore, the first charging module and the second charging module can charge the power module at the same time, which can increase the charging speed of the electronic device.
[0085] In some embodiments, the second voltage refers to the voltage output by the second end of the second charging module, that is, the voltage input by the second charging module to the first charging module.
[0086] In some embodiments, the third voltage refers to a voltage output by a third terminal of the second charging module.
[0087] According to some embodiments, the voltage value corresponding to the first voltage is greater than the voltage value corresponding to the second voltage, the voltage value corresponding to the second voltage is greater than the voltage value corresponding to the third voltage, and the voltage value corresponding to the third voltage is the same as the voltage value corresponding to the fourth voltage.
[0088] For example, the voltage value corresponding to the first voltage may be 20, the voltage value corresponding to the second voltage may be 10, and the voltage values corresponding to the third voltage and the fourth voltage may both be 5.
[0089] Optionally, in one embodiment of the present disclosure, when the interface module is connected to the device to be charged, the first switch module and the second switch module can be controlled to be in an off state, so as to control the current output by the power module to pass through the third end of the second charging module, the second charging module, the first end of the second charging module, and the interface module in sequence to reversely charge the device to be charged. Therefore, the convenience of using the electronic device can be improved.
[0090] Optionally, in one embodiment of the present disclosure, the interface module includes at least one of the following interface sub-modules:
[0091] Wired interface submodule;
[0092] Wireless interface submodule.
[0093] For example, the interface module may include only a wired interface submodule, such as Figure 2 The interface module may also include only a wireless interface submodule, such as Figure 3 The interface module may also include a wired interface submodule and a wireless interface submodule, such as Figure 4 shown.
[0094] For example, the interface module may further include other interface submodules that can be used to connect to an external power source in addition to the wired interface submodule and the wireless interface submodule.
[0095] According to some embodiments, the wired interface submodule refers to a module used for establishing a wired connection with an external device, such as an external power supply. Figure 5 This is a schematic diagram of the structure of an electronic device provided by an embodiment of the present disclosure. Figure 5 As shown, the wired interface submodule includes a wired interface terminal and a third switch module; wherein,
[0096] The wired interface terminal is connected to a first end of the third switch module, and a second end of the third switch module is respectively connected to a first end of the first switch module and a first end of the second charging module.
[0097] It should be noted that Figure 5 FIG. 2 shows the specific structure of the wired interface submodule when the interface module includes both the wired interface submodule and the wireless interface submodule. Figure 5 In the case where the interface module other than the wireless interface module includes a wired interface submodule, the specific structure of the wired interface submodule is the same as Figure 5 As shown, no further repetition is given.
[0098] In some embodiments, the wired interface terminal is used to establish a wired connection with an external device, such as an external power source and a wired device to be charged.
[0099] In some embodiments, when the wired interface terminal is connected to an external device, the third switch module may be controlled to be in a conducting state, so that the wired interface submodule is in a conducting state.
[0100] In some embodiments, the wired interface terminal can be, for example, a Universal Serial Bus (USB) interface. During the wired forward charging process, a wired connection is made between the USB interface and the external power supply, and a first voltage input by the external power supply can be received through the power supply (VBUS) pin of the USB interface, and the first voltage is transmitted to the third switch module. During the wired reverse charging process, a wired connection is made between the USB interface and the wired device to be charged, so that the current output by the power module can be controlled to pass through the third end of the second charging module, the second charging module, the first end of the second charging module, the third switch module and the USB interface in sequence to perform wired reverse charging for the device to be charged. Therefore, the convenience of using the electronic device can be improved.
[0101] According to some embodiments, the wireless interface submodule refers to a module for wirelessly connecting to an external device, such as an external power source. Figure 5 As shown, the wireless interface submodule includes a wireless interface terminal and a fourth switch module; wherein,
[0102] The wireless interface terminal is connected to the first end of the fourth switch module, and the second end of the fourth switch module is respectively connected to the first end of the first switch module and the first end of the second charging module.
[0103] It should be noted that Figure 5 The specific structure of the wireless interface submodule is shown when the interface module includes both the wired interface submodule and the wireless interface submodule. Figure 5 In the case where the interface module other than the wireless interface module includes a wireless interface submodule, the specific structure of the wireless interface submodule is the same as Figure 5 As shown, no further repetition is given.
[0104] According to some embodiments, the wireless interface terminal is used to wirelessly connect to an external device, including but not limited to an external power source and a wireless device to be charged.
[0105] In some embodiments, the wireless interface terminal can be, for example, a wireless charging chip. During the wireless forward charging process, the wireless charging chip is wirelessly connected to the external power supply, and the wireless charging chip acts as a receiving (receive, Rx) terminal, which can convert the AC signal input by the external power supply into a DC signal and output it to the fourth switch module for forward charging. During the wireless reverse charging process, the wireless charging chip is wirelessly connected to the wireless device to be charged, and the wireless charging chip can act as a transmitting (Transmit, Tx) terminal to convert the DC signal into an AC signal and output it to the wireless device to be charged for wireless charging.
[0106] In some embodiments, when the wireless interface terminal is connected to an external power source, the fourth switch module may be controlled to be in an on state, so that the wireless interface submodule is in an on state.
[0107] It should be noted that when the interface module includes both a wired interface submodule and a wireless interface submodule, when only the wired interface terminal is connected to an external power source, the third switch module can be controlled to be in an on state and the fourth switch module can be controlled to be in an off state to prevent the current input from the external power source from being fed back to the wireless interface terminal through the third switch module and the fourth switch module in sequence. Similarly, when only the wireless interface terminal is connected to an external power source, the fourth switch module can be controlled to be in an on state and the third switch module can be controlled to be in an off state to prevent the current input from the external power source from being fed back to the wired interface terminal through the fourth switch module and the third switch module in sequence. Therefore, the safety of the electronic device when in use can be improved.
[0108] According to some embodiments, Figure 5 As shown, the electronic device may further include a protection switch module; wherein,
[0109] The first end of the protection switch module is respectively connected to the wireless interface terminal and the first end of the fourth switch module, and the second end of the protection switch module is respectively connected to the second end of the first switch module, the first end of the first charging module and the second end of the second switch module.
[0110] It should be noted that, in the case where the interface module includes a wireless interface sub-module, a protection switch module can be provided to support the wireless interface sub-module to realize the wireless reverse charging function. Figure 5 Only the configuration of the protection switch module is shown when the interface module includes both the wired interface submodule and the wireless interface submodule. Figure 5 For the case where the interface modules other than the wireless interface module include the wireless interface submodule, the setting of the protection switch module is the same as Figure 5 As shown, no further repetition is given.
[0111] According to some embodiments, the protection switch module refers to a switch module with a protection function. When the voltage input to the protection switch module is lower than the protection voltage threshold, the protection switch module will be in an on state; on the contrary, when the voltage input to the protection switch module is not lower than the protection voltage threshold, the protection switch module will be in an off state. Therefore, the safety of the electronic device when in use can be improved.
[0112] In some embodiments, the protection switch module may be an overvoltage protection (OVP) switch or an OVP chip. The protection voltage threshold does not specifically refer to a fixed threshold, and the protection voltage threshold may be adjusted according to actual application scenarios.
[0113] In some embodiments, when the wired interface terminal is connected to an external power source and the wireless interface terminal is connected to a wireless device to be charged, by controlling the first switch module to be in a closed state, the second switch module to be in a conductive state, the third switch module to be in a conductive state, and the fourth switch module to be in a disconnected state, the second voltage output by the second end of the second charging module can be input to the wireless interface terminal through the protection switch module, so that the wireless interface terminal can wirelessly charge the wireless device to be charged. Therefore, the convenience of using the electronic device can be improved.
[0114] It should be noted that the second voltage output by the second end of the second charging module matches the working voltage of the wireless interface terminal, and the working voltage of the wired interface terminal is greater than the working voltage of the wireless interface terminal. For example, the working voltage of the wired interface terminal may be 20V, and the working voltage and the second voltage of the wireless interface terminal may both be 10V.
[0115] Optionally, in an embodiment of the present disclosure, the switch modules provided in the embodiment of the present disclosure include but are not limited to the first switch module, the second switch module, the third switch module and the fourth switch module, and their on and off states can be controlled by at least one of the following modules in the electronic device:
[0116] Control module;
[0117] Driver module;
[0118] The charging module includes a first charging module and a second charging module.
[0119] For example, when the on-off state of the switch module is controlled by the charging module, the control end of the first switch module can be connected to the driving end of the first charging module, the control end of the second switch module can be connected to the driving end of the second charging module, the control end of the third switch module can be connected to the first sub-driving end of the second charging module, and the control end of the fourth switch module can be connected to the second sub-driving end of the second charging module. Therefore, the charging module can be reused to control the on-off state of the switch module, and there is no need to set up a control module or a driving module separately, which can reduce the cost of the electronic device.
[0120] It should be noted that the driving end of the second charging module includes a first sub-driving end and a second sub-driving end, that is, the control end of the second switch module can be connected to at least one of the first sub-driving end and the second sub-driving end of the second charging module.
[0121] In some embodiments, the control module and the driving module may include, for example, a central processing unit, a micro control unit, and other electronic components that can control the on and off states of the switch module.
[0122] Optionally, in an embodiment of the present disclosure, the switch module may adopt any of the following switch circuits:
[0123] Back-to-back transistor switch circuit;
[0124] Single transistor switching circuit.
[0125] According to some embodiments, a back-to-back transistor switch circuit refers to a circuit formed by connecting two transistors back-to-back. The back-to-back transistor switch circuit can prevent voltage backflow and improve the safety of electronic equipment when in use.
[0126] In some embodiments, the back-to-back transistor switch circuit includes a first transistor, a second transistor, a first diode, and a second diode; wherein,
[0127] The connection point between the source of the first transistor and the anode of the first diode is the first end of the back-to-back transistor switch circuit, the drain of the first transistor is respectively connected to the drain of the second transistor, the cathode of the first diode and the cathode of the second diode, the connection point between the source of the second transistor and the anode of the second diode is the second end of the back-to-back transistor switch circuit, and the connection point between the gate of the first transistor and the gate of the second transistor is the control end of the back-to-back transistor switch circuit.
[0128] In some embodiments, when a driving signal received at a control terminal of the back-to-back transistor switch circuit can drive the first transistor and the second transistor to be in a conducting state, the back-to-back transistor switch circuit is in a conducting state.
[0129] For example, when the first transistor and the second transistor are both N-type metal oxide semiconductor field effect transistors (MOSFET, MOS), the gate of the first transistor and the gate of the second transistor can be in the on state when receiving a high-level driving signal; when the first transistor and the second transistor are both PMOS, the gate of the first transistor and the gate of the second transistor can be in the on state when receiving a low-level driving signal.
[0130] According to some embodiments, a single-transistor switch circuit refers to a switch circuit that uses only one transistor as a switch.
[0131] In some embodiments, the single transistor switch circuit includes a third transistor and a third diode; wherein,
[0132] The connection point between the drain of the third transistor and the cathode of the third diode is the first end of the single transistor switch circuit, the connection point between the source of the third transistor and the anode of the third diode is the second end of the single transistor switch circuit, and the gate of the third transistor is the control end of the single transistor switch circuit.
[0133] In some embodiments, when the driving signal received at the control terminal of the single-transistor switch circuit can drive the third transistor to be in the on state, the single-transistor switch circuit can be in the on state.
[0134] For example, when the third transistor is an NMOS, the gate of the third transistor can be turned on by receiving a high-level driving signal; when the third transistor is a PMOS, the gate of the third transistor can be turned on by receiving a low-level driving signal.
[0135] According to some embodiments, Figure 6 This is a schematic diagram of the structure of an electronic device provided by an embodiment of the present disclosure. Figure 6 As shown, the first switch module adopts a single transistor switch circuit, and the second switch module, the third switch module and the fourth switch module all adopt back-to-back transistor switch circuits.
[0136] In some embodiments, the first diode, the second diode and the third diode can all be body diodes. Models of the first transistor, the second transistor and the third transistor include but are not limited to bipolar junction transistor (Bipolar Junction Transistor, BJT), gate turn-off thyristor (GTO), insulated gate bipolar transistor (Insulated Gate Bipolar Transistor, IGBT), integrated gate commutated thyristor (Integrated Gate Commuted Transistor, IGCT), MOS, gallium nitride field effect transistor (GaN FET), etc.
[0137] Optionally, in one embodiment of the present disclosure, the second charging module includes at least one charge pump circuit; wherein,
[0138] The first end of each charge pump circuit is respectively connected to the interface module and the first end of the first switch module, and the third end of each charge pump circuit is respectively connected to the second end of the first charging module and the power supply module;
[0139] A driving end of at least one charge pump circuit is connected to a control end of the second switch module.
[0140] According to some embodiments, the driving end of any charge pump circuit includes a first sub-driving end and a second sub-driving end, and the control end of the second switch module can be connected to at least one of the first sub-driving end and the second sub-driving end of any charge pump circuit. The first sub-driving end of any charge pump circuit can be connected to the control end of the third switch module, and the second sub-driving end of any charge pump circuit can be connected to the control end of the fourth switch module.
[0141] In some embodiments, Figure 6 As shown, the second charging module includes two charge pump circuits, namely a first charge pump circuit and a second charge pump circuit; wherein the first sub-driving end of the first charge pump circuit is respectively connected to the control end of the second switch module and the control end of the third switch module, and the second sub-driving end of the first charge pump circuit is respectively connected to the control end of the second switch module and the control end of the fourth switch module.
[0142] It should be noted that when only one charge pump circuit is used for charging, the charging power can be 90 W. When two charge pump circuits are used for charging at the same time, the charging power can be 120 W.
[0143] According to some embodiments, a charge pump circuit includes a charge pump chip (CP); wherein,
[0144] The OVPGATE end of the charge pump chip is the first sub-driving end of the charge pump circuit, the WPCGATE end of the charge pump chip is the second sub-driving end of the charge pump circuit, the first end of the charge pump chip is the first end of the charge pump circuit, the second end of the charge pump chip is the second end of the charge pump circuit, and the third end of the charge pump chip is the third end of the charge pump circuit;
[0145] The ratio of the port voltage corresponding to the first end of the charge pump chip to the port voltage corresponding to the second end of the charge pump chip and the port voltage corresponding to the third end of the charge pump chip is 4:2:1.
[0146] For example, when the input voltage received by the first end of the charge pump chip, that is, the first voltage is 20V, the second voltage output by the second end of the charge pump chip may be 10V, and the third voltage output by the third end of the charge pump chip may be 5V.
[0147] In some embodiments, Figure 7 Schematic diagram of the structure of a charge pump chip provided by an embodiment of the present disclosure. Figure 7 As shown, the charge pump chip integrates a first capacitor C1, a second capacitor C2, a third capacitor C3, a fourth capacitor C4, a fifth capacitor C5, a sixth capacitor C6, a first transistor module Q1, a second transistor module Q2, a third transistor module Q3, a fourth transistor module Q4, a fifth transistor module Q5, a sixth transistor module Q6, a seventh transistor module Q7, an eighth transistor module Q8, a ninth transistor module Q9, a tenth transistor module Q10, an eleventh transistor module Q11, a twelfth transistor module Q12, a thirteenth transistor module Q13, a fourteenth transistor module Q14, a fifteenth transistor module Q15, a sixteenth transistor module Q16, a seventeenth transistor module Q17, and an eighteenth transistor module Q18; wherein,
[0148] The connection point between the drain of the first transistor module Q1 and the drain of the second transistor module Q2 is the first end of the charge pump chip, the source of the first transistor module Q1 is respectively connected to the drain of the fourth transistor module Q4 and the first end of the first capacitor C1, the source of the second transistor module Q2 is respectively connected to the drain of the third transistor module Q3 and the first end of the second capacitor C2, and the connection point between the source of the third transistor module Q3, the source of the fourth transistor module Q4, the drain of the fifth transistor module Q5, the drain of the sixth transistor module Q6 and the first end of the fifth capacitor C5 is the second end of the charge pump chip;
[0149] The source of the fifth transistor module Q5 is respectively connected to the drain of the seventh transistor module Q7, the drain of the tenth transistor module Q10 and the first end of the third capacitor C3, the source of the seventh transistor module Q7 is respectively connected to the drain of the eighth transistor module Q8 and the second end of the first capacitor C1, the second end of the third capacitor C3 is respectively connected to the source of the ninth transistor module Q9, the source of the eleventh transistor module Q11 and the drain of the twelfth transistor module Q12, the drain of the eleventh transistor module Q11 is respectively connected to the drain of the sixteenth transistor module Q16 and the first end of the sixth capacitor C6;
[0150] The source of the sixth transistor module Q6 is respectively connected to the drain of the thirteenth transistor module Q13, the drain of the eighteenth transistor module Q18 and the first end of the fourth capacitor C4, the source of the eighteenth transistor module Q18 is respectively connected to the drain of the seventeenth transistor module Q17 and the second end of the second capacitor C2, the second end of the fourth capacitor C4 is respectively connected to the source of the fourteenth transistor module Q14, the source of the sixteenth transistor module Q16 and the drain of the fifteenth transistor module Q15, the connection point between the source of the tenth transistor module Q10, the drain of the ninth transistor module Q9, the source of the thirteenth transistor module Q13 and the drain of the fourteenth transistor module Q14 is the third end of the charge pump chip;
[0151] The source of the eighth transistor module Q8 , the source of the twelfth transistor module Q12 , the source of the fifteenth transistor module Q15 , the source of the seventeenth transistor module Q17 , the second end of the fifth capacitor C5 , and the second end of the sixth capacitor C6 are grounded.
[0152] In some embodiments, Figure 7 As shown, the charge pump chip also integrates a seventh capacitor C7 and an eighth capacitor C8; wherein,
[0153] A connection point between a first end of the seventh capacitor C7 and the drain of the first transistor module Q1 and the drain of the second transistor module Q2 is an input end of the charge pump chip, and a second end of the seventh capacitor C7 is grounded;
[0154] The connection point between the first end of the eighth capacitor C8 and the source of the tenth transistor module Q10, the drain of the ninth transistor module Q9, the source of the thirteenth transistor module Q13 and the drain of the fourteenth transistor module Q14 is the second output end of the charge pump chip, and the second end of the eighth capacitor C8 is grounded.
[0155] In some embodiments, a pre-charging operation may be performed before the charge pump chip enters the working state, and the first capacitor C1, the second capacitor C2, the third capacitor C3, and the fourth capacitor C4 are charged according to the first voltage until the capacitor voltage corresponding to the first capacitor C1 and the capacitor voltage corresponding to the second capacitor C2 are both the second voltage, and the capacitor voltage corresponding to the third capacitor C3 and the capacitor voltage corresponding to the fourth capacitor C4 are both the third voltage. Then, the charge pump chip will enter the working state, that is, alternately switch between the first conduction state and the second conduction state, so that the second end outputs the second voltage and the third end outputs the third voltage.
[0156] In some embodiments, when the charge pump chip switches from the pre-charging state to the working state, the charge pump chip first enters the first conduction state, at which time, the first transistor module Q1 is in the conduction state, the second transistor module Q2 is in the disconnection state, the third transistor module Q3 is in the conduction state, the fourth transistor module Q4 is in the disconnection state, the fifth transistor module Q5 is in the conduction state, the sixth transistor module Q6 is in the disconnection state, the seventh transistor module Q7 is in the conduction state, the eighth transistor module Q8 is in the disconnection state, the ninth transistor module Q9 is in the conduction state, the tenth transistor module Q10 is in the disconnection state, the eleventh transistor module Q11 is in the conduction state, the twelfth transistor module 12 is in the disconnection state, the thirteenth transistor module Q13 is in the conduction state, the fourteenth transistor module Q14 is in the disconnection state, the fifteenth transistor module Q15 is in the conduction state, the sixteenth transistor module Q16 is in the disconnection state, the seventeenth transistor module Q17 is in the conduction state, and the eighteenth transistor module Q18 is in the disconnection state.
[0157] In this case, there will be the following three paths inside the charge pump chip:
[0158] In the first path, the current flows sequentially through the first end of the charge pump chip, the first transistor module Q1, the first capacitor C1, the seventh transistor module Q7, the third capacitor C3, the ninth transistor module Q9, the third end of the charge pump chip, and the ground.
[0159] In the second path, the current flows sequentially through the first end of the charge pump chip, the first transistor module Q1, the first capacitor C1, the seventh transistor module Q7, the third capacitor C3, the eleventh transistor module Q11, the sixth capacitor C6, and the ground.
[0160] In the third path, the current flows sequentially through the first end of the charge pump chip, the first transistor module Q1, the first capacitor C1, the seventh transistor module Q7, the fifth transistor module Q5, the fifth capacitor C5, and the ground.
[0161] It should be noted that, since the ratio between the port voltage corresponding to the first end of the charge pump chip and the port voltage corresponding to the second end and the port voltage corresponding to the third end of the charge pump chip is 4:2:1, that is, the first voltage is twice the second voltage and four times the third voltage. Therefore, the capacitance values of the first capacitor C1, the second capacitor C2, and the fifth capacitor C5 are all the same, and are all twice the capacitance values of the third capacitor C3, the fourth capacitor C4, and the sixth capacitor C6, so that the fifth capacitor C5 can be charged to the second voltage.
[0162] For example, when the first voltage is 20V and the capacitor voltage of the second capacitor C2 is 10V, the fifth capacitor C5 can be charged to 20V-10V=10V.
[0163] Next, the charge pump chip is converted from the first conduction state to the second conduction state. At this time, the first transistor module Q1 is in the off state, the second transistor module Q2 is in the on state, the third transistor module Q3 is in the off state, the fourth transistor module Q4 is in the on state, the fifth transistor module Q5 is in the off state, the sixth transistor module Q6 is in the on state, the seventh transistor module Q7 is in the off state, the eighth transistor module Q8 is in the on state, the ninth transistor module Q9 is in the off state, the tenth transistor module Q10 is in the on state, the eleventh transistor module Q11 is in the off state, the twelfth transistor module Q12 is in the on state, the thirteenth transistor module Q13 is in the off state, the fourteenth transistor module Q14 is in the on state, the fifteenth transistor module Q15 is in the off state, the sixteenth transistor module Q16 is in the on state, the seventeenth transistor module Q17 is in the off state, and the eighteenth transistor module Q18 is in the on state.
[0164] In this case, there will be the following three paths inside the charge pump chip:
[0165] In the first path, the current flows sequentially through the first terminal of the charge pump chip, the second transistor module Q2, the second capacitor C2, the eighteenth transistor module Q18, the fourth capacitor C4, the fourteenth transistor module Q14, the third terminal of the charge pump chip, and the ground.
[0166] In the second path, the current flows sequentially through the first end of the charge pump chip, the second transistor module Q2, the second capacitor C2, the eighteenth transistor module Q18, the fourth capacitor C4, the sixteenth transistor module Q16, the sixth capacitor C6, and the ground.
[0167] In the third path, the current flows sequentially through the first end of the charge pump chip, the second transistor module Q2, the second capacitor C2, the eighteenth transistor module Q18, the sixth transistor module Q6, the fifth capacitor C5, and the ground.
[0168] At this time, since the fifth capacitor C5 has been charged to the second voltage, the above three paths can all remain in the on state. Then, the charge pump chip switches alternately between the first on state and the second on state, and the fifth capacitor C5 can maintain a constant voltage output of the second voltage.
[0169] According to some embodiments, Figure 4 As shown, the transistor modules in the charge pump chip, namely the first transistor module Q1 to the eighteenth transistor module Q18, can each include an NMOS and a body diode; wherein,
[0170] The connection point between the drain of the NMOS and the cathode of the body diode is the drain of the transistor module, the connection point between the source of the NMOS and the anode of the body diode is the source of the transistor module, and the gate of the NMOS is the gate of the transistor module.
[0171] It should be noted that Figure 7 Only the circuit between the first end, the second end and the third end of the charge pump chip is shown, and the circuit corresponding to the OVPGATE end and the WPCGATE end of the charge pump chip is not limited. The OVPGATE end and the WPCGATE end can output high-level or low-level driving signals.
[0172] Optionally, in one embodiment of the present disclosure, the first charging module may include a charging chip (power management integrated circuit, PMIC). The control end of the first switch module may be connected to a USB_DRV pin of the PMIC. The USB_DRV pin is similar to the OVPGATE end and the WPCGATE end of the charge pump chip, and may output a drive signal to the third transistor to control the on / off state of the third transistor.
[0173] Optionally, in one embodiment of the present disclosure, Figure 6 As shown, the electronic device further includes a system circuit, and the system voltage supply terminal VSYS of the first charging module is connected to the system circuit. At this time, when the interface module is not connected to an external power source, the second terminal of the first charging module will serve as an input terminal to receive the fifth voltage input from the positive electrode of the battery, so that the first charging module can convert the fifth voltage into a system power supply voltage, and power the system circuit through the system voltage supply terminal VSYS.
[0174] In summary, the electronic device provided by the embodiment of the present disclosure can improve the charging speed of the electronic device by setting a first switch module and a second switch module and controlling the on and off states of the first switch module and the second switch module, so that the first charging module and the second charging module can be charged at the same time as the power module.
[0175] According to an embodiment of the present disclosure, the present disclosure also provides a charging method.
[0176] like Figure 8 As shown, Figure 8 A schematic flow chart of a charging method provided in an embodiment of the present disclosure, wherein the charging method is applied to any electronic device shown in the above embodiments.
[0177] Specifically, the charging method includes:
[0178] S801, when the interface module is connected to an external power source, controlling the second charging module to convert a first voltage inputted by the interface module into a second voltage and a third voltage, and charging the power module according to the third voltage;
[0179] Among them, the voltage value corresponding to the first voltage is greater than the voltage value corresponding to the second voltage, the voltage value corresponding to the second voltage is greater than the voltage value corresponding to the third voltage, and the second voltage is the voltage input from the second charging module to the first charging module.
[0180] S802, control the first switch module to be in an off state and the second switch module to be in an on state, so as to control the first charging module to convert the second voltage into a fourth voltage, and charge the power module according to the fourth voltage.
[0181] The voltage value corresponding to the third voltage is the same as the voltage value corresponding to the fourth voltage.
[0182] Optionally, the interface module includes a wired interface submodule and a wireless interface submodule, and before controlling the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage, further includes:
[0183] When the wired interface terminal is connected to the external power supply, the third switch module is controlled to be in an on state and the fourth switch module is controlled to be in an off state;
[0184] When the wireless interface terminal is connected to the external power supply, the third switch module is controlled to be in an off state and the fourth switch module is controlled to be in an on state.
[0185] Optionally, the interface module includes a wired interface submodule and a wireless interface submodule. After controlling the first switch module to be in an off state and the second switch module to be in an on state, the method further includes:
[0186] When the wired interface terminal is connected to an external power source and the wireless interface terminal is connected to a wireless device to be charged, the protection switch module is controlled to transmit the second voltage output by the second charging module to the wireless charging terminal to control the wireless charging terminal to wirelessly charge the wireless device to be charged.
[0187] Optionally, the charging method further includes:
[0188] When the interface module is connected to the device to be charged, the first switch module of the wireless interface terminal and the second switch module of the wireless interface terminal are controlled to be in a disconnected state, so as to control the current output by the wireless interface terminal power module to pass through the third end of the second charging module of the wireless interface terminal, the second charging module of the wireless interface terminal, the first end of the second charging module, and the wireless interface terminal interface module in sequence to reversely charge the device to be charged at the wireless interface terminal.
[0189] Optionally, controlling the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage includes:
[0190] Controlling the charge pump chip to be in a pre-charging state, so as to control the charge pump chip to charge the first capacitor, the second capacitor, the third capacitor and the fourth capacitor according to the first voltage, until the capacitor voltage corresponding to the first capacitor and the capacitor voltage corresponding to the second capacitor are both the second voltage, and the capacitor voltage corresponding to the third capacitor and the capacitor voltage corresponding to the fourth capacitor are both the third voltage;
[0191] The charge pump chip is controlled to switch alternately between a first conduction state and a second conduction state, so as to control the second end of the charge pump chip to output a second voltage and the third end of the charge pump chip to output a third voltage.
[0192] Optionally, the method further comprises:
[0193] Controlling the first transistor module to be in an on state, the second transistor module to be in an off state, the third transistor module to be in an on state, the fourth transistor module to be in an off state, the fifth transistor module to be in an on state, the sixth transistor module to be in an off state, the seventh transistor module to be in an on state, the eighth transistor module to be in an off state, the ninth transistor module to be in an on state, the tenth transistor module to be in an off state, the eleventh transistor module to be in an on state, the twelfth transistor module to be in an off state, the thirteenth transistor module to be in an on state, the fourteenth transistor module to be in an off state, the fifteenth transistor module to be in an on state, the sixteenth transistor module to be in an off state, the seventeenth transistor module to be in an on state, and the eighteenth transistor module to be in an off state, so that the charge pump chip is in a first on state;
[0194] Control the first transistor module to be in the off state, the second transistor module to be in the on state, the third transistor module to be in the off state, the fourth transistor module to be in the on state, the fifth transistor module to be in the off state, the sixth transistor module to be in the on state, the seventh transistor module to be in the off state, the eighth transistor module to be in the on state, the ninth transistor module to be in the off state, the tenth transistor module to be in the on state, the eleventh transistor module to be in the off state, the twelfth transistor module to be in the on state, the thirteenth transistor module to be in the off state, the fourteenth transistor module to be in the on state, the fifteenth transistor module to be in the off state, the sixteenth transistor module to be in the on state, the seventeenth transistor module to be in the off state, and the eighteenth transistor module to be in the on state, so that the charge pump chip is in the second on state.
[0195] It should be noted that the charging method provided in the above embodiment and the electronic device embodiment belong to the same concept, and its implementation process is detailed in the electronic device embodiment, which will not be repeated here.
[0196] In summary, the charging method proposed in the embodiment of the present disclosure controls the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage when the interface module is connected to the external power supply, and charges the power module according to the third voltage; controls the first switch module to be in the disconnected state and the second switch module to be in the on state, so as to control the first charging module to convert the second voltage into the fourth voltage, and charge the power module according to the fourth voltage. Therefore, the first charging module and the second charging module can be controlled to charge the power module at the same time, which can improve the charging speed of the electronic device.
[0197] According to an embodiment of the present disclosure, the present disclosure also provides an electronic device, a readable storage medium and a computer program product.
[0198] Fig. 9 A schematic block diagram of an example electronic device 900 that can be used to implement embodiments of the present disclosure is shown. The components shown herein, their connections and relationships, and their functions are merely examples and are not intended to limit implementations of the present disclosure described and / or claimed herein.
[0199] like Fig. 9As shown, the electronic device 900 includes a computing unit 901, which can perform various appropriate actions and processes according to a computer program stored in a read-only memory (ROM) 902 or a computer program loaded from a storage unit 908 into a random access memory (RAM) 903. In the RAM 903, various programs and data required for the operation of the electronic device 900 can also be stored. The computing unit 901, the ROM 902, and the RAM 903 are connected to each other via a bus 904. An input / output (I / O) interface 905 is also connected to the bus 904.
[0200] Multiple components in the electronic device 900 are connected to the I / O interface 905, including: an input unit 906, such as a keyboard, a mouse, etc.; an output unit 907, such as various types of displays, speakers, etc.; a storage unit 908, such as a disk, an optical disk, etc.; and a communication unit 909, such as a network card, a modem, a wireless communication transceiver, etc. The communication unit 909 allows the electronic device 900 to exchange information / data with other devices through a computer network such as the Internet and / or various telecommunication networks.
[0201] The computing unit 901 may be a variety of general and / or special processing components with processing and computing capabilities. Some examples of the computing unit 901 include, but are not limited to, a central processing unit (CPU), a graphics processing unit (GPU), various dedicated artificial intelligence (AI) computing chips, various computing units running machine learning model algorithms, digital signal processors (DSPs), and any appropriate processors, controllers, microcontrollers, etc. The computing unit 901 performs the various methods and processes described above, such as the charging method. For example, in some embodiments, the charging method may be implemented as a computer software program, which is tangibly contained in a machine-readable medium, such as a storage unit 908. In some embodiments, part or all of the computer program may be loaded and / or installed on the electronic device 900 via the ROM 902 and / or the communication unit 909. When the computer program is loaded into the RAM 903 and executed by the computing unit 901, one or more steps of the charging method described above may be performed. Alternatively, in other embodiments, the computing unit 901 may be configured to perform the charging method in any other appropriate manner (e.g., by means of firmware).
[0202] Various implementations of the systems and techniques described above herein can be implemented in digital electronic circuit systems, integrated circuit systems, field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), application specific standard products (ASSPs), systems on chips (SOCs), load programmable logic devices (CPLDs), computer hardware, firmware, software, and / or combinations thereof. These various implementations can include: being implemented in one or more computer programs that can be executed and / or interpreted on a programmable system including at least one programmable processor, which can be a special purpose or general purpose programmable processor that can receive data and instructions from a storage system, at least one input device, and at least one output device, and transmit data and instructions to the storage system, the at least one input device, and the at least one output device.
[0203] The program code for implementing the method of the present disclosure may be written in any combination of one or more programming languages. These program codes may be provided to a processor or controller of a general-purpose computer, a special-purpose computer, or other programmable data processing device, so that the program code, when executed by the processor or controller, enables the functions / operations specified in the flow chart and / or block diagram to be implemented. The program code may be executed entirely on the machine, partially on the machine, partially on the machine and partially on a remote machine as a stand-alone software package, or entirely on a remote machine or server.
[0204] In the context of the present disclosure, a machine-readable medium may be a tangible medium that may contain or store a program for use by or in conjunction with an instruction execution system, device, or equipment. A machine-readable medium may be a machine-readable signal medium or a machine-readable storage medium. A machine-readable medium may include, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, device, or equipment, or any suitable combination of the foregoing. A more specific example of a machine-readable storage medium may include an electrical connection based on one or more lines, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
[0205] To provide interaction with a user, the systems and techniques described herein can be implemented on a computer having: a display device (e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor) for displaying information to the user; and a keyboard and pointing device (e.g., a mouse or trackball) through which the user can provide input to the computer. Other types of devices can also be used to provide interaction with the user; for example, the feedback provided to the user can be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user can be received in any form (including acoustic input, voice input, or tactile input).
[0206] The systems and techniques described herein can be implemented in a computing system that includes backend components (e.g., as a data server), or a computing system that includes middleware components (e.g., an application server), or a computing system that includes frontend components (e.g., a user computer with a graphical user interface or a web browser through which a user can interact with implementations of the systems and techniques described herein), or a computing system that includes any combination of such backend components, middleware components, or frontend components. The components of the system can be interconnected by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: a local area network (LAN), a wide area network (WAN), the Internet, and a blockchain network.
Claims
1. An electronic device, characterized in that: include: A power module, an interface module, a first charging module, a second charging module, a first switch module and a second switch module; wherein, The interface module is respectively connected to the first end of the first switch module and the first end of the second charging module, the second end of the second charging module is connected to the first end of the second switch module, the second end of the second switch module is respectively connected to the second end of the first switch module and the first end of the first charging module, and the second end of the first charging module and the third end of the second charging module are respectively connected to the power module; The maximum charging power of the first charging module is less than the maximum charging power of the second charging module.
2. The electronic device according to claim 1, characterized in that: When the interface module is connected to an external power source and the first switch module is in an off state, the current input by the external power source sequentially passes through the interface module, the first end of the second charging module, the second charging module, and the third end of the second charging module to charge the power module; and The current input by the external power supply passes through the interface module, the first end of the second charging module, the second charging module, the second end of the second charging module, the second switch module, and the first charging module in sequence to charge the power module.
3. The electronic device according to claim 1, characterized in that: The control end of the first switch module is connected to the driving end of the first charging module, and the control end of the second switch module is connected to the driving end of the second charging module.
4. The electronic device according to claim 1, characterized in that: The interface module includes at least one of the following interface submodules: Wired interface submodule; Wireless interface submodule.
5. The electronic device according to claim 4, characterized in that: The wired interface submodule includes a wired interface terminal and a third switch module; wherein, The wired interface terminal is connected to a first end of the third switch module, and a second end of the third switch module is respectively connected to a first end of the first switch module and a first end of the second charging module.
6. The electronic device according to claim 5, characterized in that: The control end of the third switch module is connected to the first sub-driving end of the second charging module.
7. The electronic device according to claim 4, characterized in that: The wireless interface submodule includes a wireless interface terminal and a fourth switch module; wherein, The wireless interface terminal is connected to a first end of the fourth switch module, and a second end of the fourth switch module is connected to a first end of the first switch module and a first end of the second charging module respectively.
8. The electronic device according to claim 7, characterized in that: The control end of the fourth switch module is connected to the second sub-driving end of the second charging module.
9. The electronic device according to claim 7, characterized in that: The electronic device also includes a protection switch module; wherein, The first end of the protection switch module is respectively connected to the wireless interface terminal and the first end of the fourth switch module, and the second end of the protection switch module is respectively connected to the second end of the first switch module, the first end of the first charging module and the second end of the second switch module.
10. The electronic device according to any one of claims 5 or 7, characterized in that: The switch module uses any of the following switching circuits: Back-to-back transistor switching circuit; Single transistor switching circuit.
11. The electronic device according to claim 10, characterized in that: The back-to-back transistor switch circuit comprises a first transistor, a second transistor, a first diode and a second diode; wherein, The connection point between the source of the first transistor and the anode of the first diode is the first end of the back-to-back transistor switch circuit, the drain of the first transistor is respectively connected to the drain of the second transistor, the cathode of the first diode and the cathode of the second diode, the connection point between the source of the second transistor and the anode of the second diode is the second end of the back-to-back transistor switch circuit, and the connection point between the gate of the first transistor and the gate of the second transistor is the control end of the back-to-back transistor switch circuit.
12. The electronic device according to claim 10, characterized in that: The single transistor switch circuit comprises a third transistor and a third diode; wherein, The connection point between the drain of the third transistor and the cathode of the third diode is the first end of the single-transistor switch circuit, the connection point between the source of the third transistor and the anode of the third diode is the second end of the single-transistor switch circuit, and the gate of the third transistor is the control end of the single-transistor switch circuit.
13. The electronic device according to claim 1, characterized in that: The second charging module includes at least one charge pump circuit; wherein, The first end of each of the charge pump circuits is respectively connected to the first end of the interface module and the first switch module, and the third end of each of the charge pump circuits is respectively connected to the second end of the first charging module and the power supply module; A driving end of at least one of the charge pump circuits is connected to a control end of the second switch module.
14. The electronic device according to claim 13, characterized in that: The charge pump circuit includes a charge pump chip; wherein, The ratio of the port voltage corresponding to the first end of the charge pump chip to the port voltage corresponding to the second end of the charge pump chip and the port voltage corresponding to the third end of the charge pump chip is 4:2:
1.
15. The electronic device according to claim 13, characterized in that: The charge pump chip is integrated with a first capacitor, a second capacitor, a third capacitor, a fourth capacitor, a fifth capacitor, a sixth capacitor, a first transistor module, a second transistor module, a third transistor module, a fourth transistor module, a fifth transistor module, a sixth transistor module, a seventh transistor module, an eighth transistor module, a ninth transistor module, a tenth transistor module, an eleventh transistor module, a twelfth transistor module, a thirteenth transistor module, a fourteenth transistor module, a fifteenth transistor module, a sixteenth transistor module, a seventeenth transistor module, and an eighteenth transistor module; wherein, The connection point between the drain of the first transistor module and the drain of the second transistor module is the first end of the charge pump chip, the source of the first transistor module is respectively connected to the drain of the fourth transistor module and the first end of the first capacitor, the source of the second transistor module is respectively connected to the drain of the third transistor module and the first end of the second capacitor, and the connection point between the source of the third transistor module, the source of the fourth transistor module, the drain of the fifth transistor module, the drain of the sixth transistor module and the first end of the fifth capacitor is the second end of the charge pump chip; The source of the fifth transistor module is respectively connected to the drain of the seventh transistor module, the drain of the tenth transistor module and the first end of the third capacitor, the source of the seventh transistor module is respectively connected to the drain of the eighth transistor module and the second end of the first capacitor, the second end of the third capacitor is respectively connected to the source of the ninth transistor module, the source of the eleventh transistor module and the drain of the twelfth transistor module, and the drain of the eleventh transistor module is respectively connected to the drain of the sixteenth transistor module and the first end of the sixth capacitor; The source of the sixth transistor module is respectively connected to the drain of the thirteenth transistor module, the drain of the eighteenth transistor module and the first end of the fourth capacitor, the source of the eighteenth transistor module is respectively connected to the drain of the seventeenth transistor module and the second end of the second capacitor, the second end of the fourth capacitor is respectively connected to the source of the fourteenth transistor module, the source of the sixteenth transistor module and the drain of the fifteenth transistor module, and the connection point between the source of the tenth transistor module, the drain of the ninth transistor module, the source of the thirteenth transistor module and the drain of the fourteenth transistor module is the third end of the charge pump chip; A source of the eighth transistor module, a source of the twelfth transistor module, a source of the fifteenth transistor module, a source of the seventeenth transistor module, a second end of the fifth capacitor, and a second end of the sixth capacitor are grounded.
16. A charging method, characterized in that: Applied to the electronic device according to any one of claims 1 to 15, the method comprises: When the interface module is connected to an external power supply, the second charging module is controlled to convert the first voltage input by the interface module into a second voltage and a third voltage, and the power module is charged according to the third voltage, wherein the voltage value corresponding to the first voltage is greater than the voltage value corresponding to the second voltage, the voltage value corresponding to the second voltage is greater than the voltage value corresponding to the third voltage, and the second voltage is the voltage input by the second charging module to the first charging module; The first switch module is controlled to be in an off state and the second switch module is controlled to be in an on state, so as to control the first charging module to convert the second voltage into a fourth voltage, and charge the power module according to the fourth voltage, wherein the voltage value corresponding to the third voltage is the same as the voltage value corresponding to the fourth voltage.
17. The charging method according to claim 16, characterized in that: The interface module includes a wired interface submodule and a wireless interface submodule, and before the second charging module is controlled to convert the first voltage input by the interface module into the second voltage and the third voltage, it also includes: When the wired interface terminal is connected to the external power supply, the third switch module is controlled to be in an on state and the fourth switch module is controlled to be in an off state; When the wireless interface terminal is connected to the external power supply, the third switch module is controlled to be in an off state and the fourth switch module is controlled to be in an on state.
18. The charging method according to claim 16, characterized in that: The interface module includes a wired interface submodule and a wireless interface submodule. After controlling the first switch module to be in an off state and the second switch module to be in an on state, the method further includes: When the wired interface terminal is connected to the external power supply and the wireless interface terminal is connected to the wireless device to be charged, the protection switch module is controlled to transmit the second voltage output by the second charging module to the wireless interface terminal, so as to control the wireless interface terminal to wirelessly charge the wireless device to be charged.
19. The charging method according to claim 16, characterized in that: The method further comprises: When the interface module is connected to the device to be charged, the first switch module and the second switch module are controlled to be in a disconnected state, so as to control the current output by the power module to pass through the third end of the second charging module, the second charging module, the first end of the second charging module, and the interface module in sequence to reverse charge the device to be charged.
20. The charging method according to claim 16, characterized in that: The controlling the second charging module to convert the first voltage input by the interface module into the second voltage and the third voltage includes: Controlling the charge pump chip to be in a pre-charging state, so as to control the charge pump chip to charge the first capacitor, the second capacitor, the third capacitor and the fourth capacitor according to the first voltage, until the capacitor voltage corresponding to the first capacitor and the capacitor voltage corresponding to the second capacitor are both the second voltage, and the capacitor voltage corresponding to the third capacitor and the capacitor voltage corresponding to the fourth capacitor are both the third voltage; The charge pump chip is controlled to switch alternately between a first conduction state and a second conduction state, so as to control the second end of the charge pump chip to output the second voltage and the third end of the charge pump chip to output the third voltage.
21. The charging method according to claim 20, characterized in that: The method further comprises: Controlling the first transistor module to be in an on state, the second transistor module to be in an off state, the third transistor module to be in an on state, the fourth transistor module to be in an off state, the fifth transistor module to be in an on state, the sixth transistor module to be in an off state, the seventh transistor module to be in an on state, the eighth transistor module to be in an off state, the ninth transistor module to be in an on state, the tenth transistor module to be in an off state, the eleventh transistor module to be in an on state, the twelfth transistor module to be in an off state, the thirteenth transistor module to be in an on state, the fourteenth transistor module to be in an off state, the fifteenth transistor module to be in an on state, the sixteenth transistor module to be in an off state, the seventeenth transistor module to be in an on state, and the eighteenth transistor module to be in an off state, so that the charge pump chip is in the first on state; Control the first transistor module to be in the off state, the second transistor module to be in the on state, the third transistor module to be in the off state, the fourth transistor module to be in the on state, the fifth transistor module to be in the off state, the sixth transistor module to be in the on state, the seventh transistor module to be in the off state, the eighth transistor module to be in the on state, the ninth transistor module to be in the off state, the tenth transistor module to be in the on state, the eleventh transistor module to be in the off state, the twelfth transistor module to be in the on state, the thirteenth transistor module to be in the off state, the fourteenth transistor module to be in the on state, the fifteenth transistor module to be in the off state, the sixteenth transistor module to be in the on state, the seventeenth transistor module to be in the off state, and the eighteenth transistor module to be in the on state, so that the charge pump chip is in the second on state.
22. An electronic device, characterized in that: include: at least one processor; as well as a memory communicatively connected to the at least one processor; wherein, The memory stores instructions executable by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to perform the method of any one of claims 16 to 21.
23. A non-transitory computer-readable storage medium storing computer instructions, wherein: The computer instructions are used to cause the computer to execute the method according to any one of claims 16 to 21.