Image processing apparatus, image processing method, electronic apparatus, and medium

By introducing a level state feedback signal between the display driver chip and the SOC chip of the terminal device, dynamically adjusting the image transmission frequency, solving the problem of increasing power consumption of the SOC chip caused by the DDIC chip without GRAM, and achieving more efficient image processing and power consumption management.

CN119597702APending Publication Date: 2025-03-11VIVO MOBILE COMM CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411561008.5
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-11-04
Publication Date
2025-03-11

AI Technical Summary

Technical Problem

When the terminal device is in the screen-off display mode, the use of a DDIC chip without GRAM causes the SOC chip to send images at a higher frequency, resulting in an increase in the power consumption of the SOC chip.

Method used

By introducing a level state feedback signal between the display driver chip and the SOC chip, a feedback signal is generated based on the relationship between the data amount of the unit frame image and the storage capacity of the display driver chip, so that the SOC chip can dynamically adjust the image transmission frequency.

Benefits of technology

It effectively avoids the increase in power consumption caused by the SOC chip sending images at a higher frequency in the screen-off display mode, saves the power consumption of the SOC chip, and improves the efficiency of image processing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119597702A_ABST
    Figure CN119597702A_ABST
Patent Text Reader

Abstract

The invention discloses an image processing device, an image processing method, electronic equipment and a medium, and belongs to the technical field of image processing. The image processing method comprises the following steps: when the terminal equipment is in a screen-off display mode, generating a level state feedback signal according to a capacity relationship between the data volume of a unit frame image and the image storage capacity of the image processing device; determining an image sending frequency based on the level state feedback signal; and according to the image sending frequency, sending a to-be-updated image to a display module of the terminal device to trigger the display module to update a currently displayed image according to the to-be-updated image.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application belongs to the field of image processing technology, and specifically relates to an image processing device, an image processing method, an electronic device and a medium. Background Art

[0002] AOD (Always-On Display) is a commonly used function of terminal devices. When AOD is turned on, the terminal device enters the standby state, and the screen of the terminal device will always be in a low-power display state, and its main display content is time information. In this case, the SOC chip (System on Chip) needs to send the image to be displayed to the DDIC (Display Driver Integrated Circuit) at a certain interval. Then, the DDIC chip sends the received SOC chip to the screen display of the terminal device for display. In the prior art, DDIC chips without GRAM (image memory) are usually used to implement the AOD function. Although this method can reduce the cost of the DDIC chip, the SOC chip needs to send the image to be displayed to the DDIC chip at a higher transmission frequency, which greatly increases the power consumption of the SOC chip. Summary of the invention

[0003] The purpose of the embodiments of the present application is to provide an image processing device, an image processing method, an electronic device and a medium, which can solve the problem in the related art that the SOC chip sends images to the DDIC chip at a higher frequency due to the use of a DDIC chip without GRAM, thereby increasing the power consumption of the SOC chip.

[0004] In a first aspect, an embodiment of the present application provides an image processing device, comprising: a display driver chip and a SOC chip connected to each other; The display driver chip is used to generate a level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the storage capacity of the display driver chip when the terminal device is in the off-screen display mode, and send the feedback signal to the SOC chip; The SOC chip is used to determine the image sending frequency according to the level state feedback signal; and send the image to be updated to the display driver chip according to the image sending frequency; The display driver chip is further used to send the image to be updated to the display module of the terminal device to trigger the display module to update the currently displayed image according to the image to be updated.

[0005] In a second aspect, an embodiment of the present application provides an image processing method, which is applied to the image processing device described in the first aspect, and the method includes: When the terminal device is in the screen-off display mode, generating a level state feedback signal according to the capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device; Determining an image sending frequency based on the level state feedback signal; The image to be updated is sent to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the currently displayed image according to the image to be updated.

[0006] In a third aspect, an embodiment of the present application provides an electronic device, which includes a processor and a memory, wherein the memory stores programs or instructions that can be run on the processor, and when the program or instructions are executed by the processor, the steps of the method described in the second aspect are implemented.

[0007] In a fourth aspect, an embodiment of the present application provides a readable storage medium, on which a program or instruction is stored, and when the program or instruction is executed by a processor, the steps of the method described in the second aspect are implemented.

[0008] In a fifth aspect, an embodiment of the present application provides a chip, comprising a processor and a communication interface, wherein the communication interface is coupled to the processor, and the processor is used to run a program or instruction to implement the method described in the second aspect.

[0009] In a sixth aspect, an embodiment of the present application provides a computer program product, which is stored in a storage medium and is executed by at least one processor to implement the method described in the second aspect.

[0010] In the embodiment of the present application, when the terminal device is in the off-screen display mode, the display driver chip generates a level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the image storage capacity of the display driver chip, and sends the feedback signal to the SOC chip; the SOC chip determines the image sending frequency based on the level state feedback signal, and sends the image to be updated to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the currently displayed image according to the image to be updated. It can be seen that through the embodiment of the present application, since the display driver chip can generate a corresponding level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the image storage capacity of the display driver chip, the SOC chip can determine the image sending frequency of sending the image to be updated to the display driver chip according to the level state feedback signal. Therefore, the image sending frequency is no longer fixed, but a dynamically adjustable value related to the data capacity relationship, thereby effectively avoiding the problem of increased power consumption of the SOC chip caused by the SOC chip always sending images to the display driver chip at a higher frequency when the terminal device is in the off-screen display mode, and effectively saving the power consumption of the SOC chip. BRIEF DESCRIPTION OF THE DRAWINGS

[0011] Figure 1 A schematic diagram of an AOD (Audio Off Display) interface of a terminal device provided in an embodiment of the present application; Figure 2 A schematic diagram of the architecture of an image processing device in a related technology provided in an embodiment of the present application; Figure 3 A schematic diagram of the module composition of an image processing device provided in an embodiment of the present application; Figure 4 A schematic diagram of the architecture of an image processing device provided in an embodiment of the present application; Figure 5 A schematic diagram of the architecture of a data selector provided in an embodiment of the present application; Figure 6 A flowchart of an image processing method provided in an embodiment of the present application; Figure 7 A schematic diagram of the structure of an electronic device provided in an embodiment of the present application; Figure 8 A schematic diagram of the hardware structure of an electronic device provided in an embodiment of the present application. DETAILED DESCRIPTION

[0012] The following will be combined with the drawings in the embodiments of the present application to clearly describe the technical solutions in the embodiments of the present application. Obviously, the described embodiments are part of the embodiments of the present application, rather than all the embodiments. All other embodiments obtained by ordinary technicians in this field based on the embodiments in the present application belong to the scope of protection of this application.

[0013] The terms "first", "second", etc. in the specification and claims of the present application are used to distinguish similar objects, and are not used to describe a specific order or sequence. It should be understood that the data used in this way can be interchangeable under appropriate circumstances, so that the embodiments of the present application can be implemented in an order other than those illustrated or described here, and the objects distinguished by "first", "second", etc. are generally of one type, and the number of objects is not limited. For example, the first object can be one or more. In addition, "and / or" in the specification and claims represents at least one of the connected objects, and the character " / " generally indicates that the objects associated with each other are in an "or" relationship.

[0014] In order to facilitate the description of this application, the image processing scheme in the related art is first described.

[0015] AOD off-screen display is a commonly used function in current terminal devices. When the AOD off-screen display function is turned on, the terminal device is in standby mode, and the screen display interface of the terminal device will always be in a low-power display state, and its main display content is time information.

[0016] Figure 1 A schematic diagram of an AOD (Audio Off Display) interface of a terminal device provided in an embodiment of the present application, such as Figure 1 As shown, the terminal device is, for example, a mobile phone, and the AOD off-screen display interface of the mobile phone displays time information: 10:17, July 8, Saturday, etc. Although the terminal device is in a low-power state, the SOC chip in the terminal device still needs to send the off-screen display image to be updated to the DDIC chip at regular intervals. In this scenario, the SOC chip adopts different image sending methods based on the component modules of the DDIC, specifically: If the DDIC chip has GRAM, then after the SOC chip sends a frame of image to the DDIC, it will send the next frame of image to be updated to the DDIC chip when the clock is updated. Figure 1 The AOD screen turns off and displays the current time as 10:17. If a DDIC with GRAM is used, the SOC chip will send the next frame of image at 10:18. The SOC chip sends images once every minute. This method is usually called CMD AOD.

[0017] If a Ram-Less DDIC chip is used (DDIC does not have GRAM), then the SOC chip needs to send images to the DDIC in real time. In the current related technology, the SOC chip needs to send images to the DDIC at a higher frequency, for example, at a frequency of 30Hz. This method is usually called VIDEO AOD.

[0018] Figure 2 A schematic diagram of an image processing device architecture in a related technology provided in an embodiment of the present application is shown in FIG. Figure 2 As shown, the image processing device in the related art includes a SOC chip and a DDIC chip connected via a MIPI DSI communication interface. The DDIC chip is connected to the screen of the terminal device.

[0019] The SOC chip includes DPU (Display Processing Unit), DSC (Display Stream Compression) and DSI interface (Display Serial Interface) for communicating with DDIC chip. Assuming the screen resolution is 1080*2400, the image data volume that the SOC chip needs to send is 1080*2400*24bit (data bit width 8bit). After DSC 1 / 3 compression inside the SOC chip, the image data volume sent by the SOC chip to the DDIC chip is 1080*2400*8bit.

[0020] The DDIC chip includes a DSI interface for communicating with the SOC chip, a data selector MUX, a Demura RAM image memory, a DSC and a data driver circuit Source Driver, and an SPI interface (Serial Peripheral Interface) for communicating with the external Flash.

[0021] When the terminal device turns on the off-screen display mode, the SOC chip sends the off-screen display image to the DDIC chip through the DSI interface at a frequency of 30HZ. The DDIC chip receives the off-screen display image, sends the image to be updated to the DSC for decompression, and sends the decompressed image to be updated to the display screen of the terminal device for display.

[0022] Demura RAM image memory is a memory that must be reserved by DDIC chip, which is used to load color inspection program. Its capacity is generally 12Mbits, which is not enough to store the image information displayed on the entire screen. Assuming the screen resolution is 1080*2400, the image data capacity that the SOC chip needs to send is 1080*2400*24bit (data bit width 8bit). After 1 / 3 compression by DSC inside the SOC chip, if it is output at 100% size area, the image data capacity is: 1080*2400*8bit=20.736Mbits; while the size of Demura RAM of existing Ram-Less DDIC is 12.4Mbits, so the screen can actually display 60% of the image area (20.736Mbits*60%=12.44Mbits). The AOD off-screen display image cannot be displayed at 100% size in CMD AOD mode, which limits the image display effect of AOD off-screen display.

[0023] Based on the image processing scheme in the above-mentioned related technology, an embodiment of the present application provides an image processing device, which can be applied to the scenario where the SOC chip sends the image to be updated of the AOD off-screen display to the DDIC when the terminal device is in the off-screen display mode, so as to solve the problems in the related technology of increased power consumption of the SOC chip and limitation on the display size of the AOD off-screen display image caused by the use of a DDIC chip without image memory.

[0024] The image processing device in the embodiment of the present application can be applied to terminal devices such as mobile phones, tablet computers, laptop computers, PDAs, and vehicle-mounted electronic devices, and can also be applied to display devices with screen displays such as televisions and laser screens. The following uses the application of a mobile phone in the off-screen display mode as an example to describe in detail the image processing device, image processing method, electronic device, and medium provided in the embodiment of the present application.

[0025] Figure 3 A schematic diagram of the module composition of an image processing device provided in an embodiment of the present application is shown in FIG. Figure 3 As shown, the image processing device includes: a display driver chip 31 and a SOC chip 32 connected to each other; The display driver chip 31 is used to generate a level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip 32 and the image storage capacity of the display driver chip when the terminal device is in the off-screen display mode, and send the level state feedback signal to the SOC chip 32; The SOC chip 32 is used to determine the image sending frequency according to the level state feedback signal; according to the image sending frequency, send the image to be updated to the display driver chip 31; The display driver chip 31 is further used to send the image to be updated to the display module of the terminal device, so as to trigger the display module to update the currently displayed image according to the image to be updated.

[0026] The display driver chip 31 in the embodiment of the present application may be a DDIC chip, and the SOC chip 32 may be a system chip in a mobile phone. The display driver chip 31 and the SOC chip 32 may be connected via a MIPI DSI (Mobile Industry Processor Interface Display Serial Interface, an interface standard for transmitting data between a host processor and a display module) communication interface.

[0027] In the embodiment of the present application, when the terminal device is in the off-screen display mode, the SOC chip 32 sends a unit frame image to the display driver chip 31, and the display driver chip 31 determines the capacity size relationship between its own image storage capacity and the data volume of the unit frame image sent by the SOC chip 32, generates a level state feedback signal according to the capacity size relationship, and sends the level state feedback signal to the SOC chip 32. The SOC chip 32 receives the level state feedback signal sent by the display driver chip 31, determines the image sending frequency of sending the image to be updated to the display driver chip 31 according to the level state feedback signal, and then sends the image to be updated to the display driver chip 31 according to the determined image sending frequency, and the display driver chip 31 then sends the image to be updated to the display module of the terminal device to trigger the display module to update the currently displayed image according to the image to be updated.

[0028] In one embodiment, the display driver chip 31 includes a data selector 311 and an image storage module 312; The data selector 311 is used to generate a level state feedback signal according to the capacity size relationship when the terminal device is in the off-screen display mode; send the level state feedback signal to the SOC chip 32; receive the image to be updated sent by the SOC chip 32, and send the image to be updated to the image storage module 312.

[0029] The image storage module 312 is used to store the image to be updated sent by the data selector 311 and send the image to be updated to the display module of the terminal device when the image storage capacity is greater than the data amount of the unit frame image.

[0030] The data volume of the unit frame image sent by the SOC chip 32 may be the number of rows of the unit frame image, and the storage capacity of the image storage module 312 may be the number of rows of the image that can be stored. The image storage module 312 in the embodiment of the present application may be a Demura RAM memory inside the DDIC chip.

[0031] In another embodiment, the data selector 311 further includes an FB feedback line (not shown in the figure) for sending the level state feedback signal generated by the data selector 311 to the SOC chip 32 .

[0032] In the embodiment of the present application, the data selector 311 in the display driver chip 31 generates a level state feedback signal according to the capacity relationship between the data amount of the unit frame image sent by the SOC chip and the storage capacity of the image storage module 312 when the terminal device is in the off-screen display mode, and sends the level state feedback signal to the SOC chip 32 through the FB feedback line. The SOC chip 32 receives the level state feedback signal sent by the data selector 311, determines the image sending frequency of sending the image to be updated to the display driver chip 31 according to the level state feedback signal, and sends the image to be updated to the display driver chip 31 according to the determined image sending frequency. The data selector 311 in the display driver chip 31 receives the image to be updated sent by the SOC chip 32, and sends the image to be updated to the image storage module 312. When the capacity relationship is that the storage capacity is greater than the data amount of the unit frame image sent by the SOC chip 32, the image storage module 312 stores the image to be updated sent by the data selector 311, and after the DSC decompresses the image to be updated, sends the image to be updated to the display module of the terminal device through the Source Driver (data driver circuit).

[0033] When the capacity size relationship is that the storage capacity is greater than the data amount of the unit frame image sent by the SOC chip 32, the image storage module does not store the image to be updated, but the data selector 311 directly sends the image to be updated to the DSC decompression module (not shown in the figure), and directly sends the decompressed image to be updated to the display module of the terminal device.

[0034] In one embodiment, the data selector 311 includes a counter module 3111 and a feedback module 3112; The counter module 3111 is used to determine the data volume of the unit frame image, compare the data volume of the unit frame image with the image storage capacity of the image storage module 312, and output the comparison result; The feedback module 3112 is used to generate a level state feedback signal according to the comparison result output by the counter module 3111 .

[0035] In the embodiment of the present application, the counter module 3111 counts the data volume of the unit frame image according to the unit frame image sent by the SOC chip, and then compares the data volume of the unit frame image counted with the capacity size relationship between the image storage module 312, and sends the comparison result to the feedback module 3112. The feedback module 3112 generates a level state feedback signal according to the comparison result sent by the counter module 3111, and then sends the level state feedback signal to the SOC chip 32 through the FB feedback line.

[0036] In one embodiment, the level state feedback signal includes a high level signal and a low level signal; The SOC chip 32 is also used to determine that the image sending frequency is the first image sending frequency when triggered by a high-level signal; send the image to be updated to the display driver chip according to the first image sending frequency; determine that the image sending frequency is the second image sending frequency when triggered by a low-level signal; send the image to be updated to the display driver chip according to the second image sending frequency; the first image sending frequency is less than the second image sending frequency.

[0037] In the embodiment of the present application, the level state feedback signal generated by the feedback module 3112 includes a high level signal and a low level signal. When the SOC chip receives the high level signal sent by the feedback module 3112 through the FB feedback line, it is determined that the frequency of sending the image to the display driver chip 31 is the first image sending frequency, and then the image to be updated is sent to the display driver chip 31 according to the first image sending frequency. When the SOC chip receives the low level signal sent by the feedback module 3112 through the FB feedback line, it is determined that the frequency of sending the image to the display driver chip 31 is the second image sending frequency, and then the image to be updated is sent to the display driver chip 31 according to the second image sending frequency. The first image sending frequency is greater than the second image sending frequency.

[0038] A level signal is a signal represented by a level value (i.e., voltage value). In digital circuits, a level signal often uses a high level and a low level to represent logical "1" and "0" respectively.

[0039] In one example, the first image sending frequency may be that the SOC chip 32 sends a frame of the image to be updated to the display driver chip 31 every 1 minute, that is, when the feedback signal is a low-level signal, the time in the AOD screen-off display interface of the terminal device is updated every 1 minute, and the SOC chip 32 sends the corresponding image to be updated to the display driver chip. In this case, the AOD screen-off display image can be displayed at a maximum of 60% of the screen size. The second image sending frequency is 30HZ, that is, when the feedback signal is a high-level signal, the SOC chip 32 sends 30 frames of images to be updated to the display driver chip 31 every second. In this case, the AOD screen-off display image can be displayed at a maximum of 100% of the screen size.

[0040] It is understandable that when the terminal device is in AOD mode, since the displayed image content is relatively static and does not change much, when the data volume of the unit frame image is less than the storage capacity of the image storage module 312, the image to be updated is stored in the image storage module 312. In this way, the SOC chip 32 does not need to send the image to be updated to the display driver chip 31 at a higher frequency, and the display driver chip 31 can directly read the image to be updated from the Demura RAM for display, reducing the frequency of the SOC chip 32 sending images, thereby significantly reducing the overall power consumption of the system. When the data volume of the unit frame image is greater than the storage capacity of the image storage module 312, the SOC chip needs to send image data to the display driver chip 31 at a higher frequency to ensure that the screen of the terminal device can display the image continuously and smoothly.

[0041] In one embodiment, the SOC chip 32 is further used to generate a control signal for deleting the image after the terminal device exits the off-screen display mode, and send the control signal to the display driver chip 31; The display driving chip 31 is also used to delete the image to be updated stored in the image storage module 312 under the triggering of the control signal.

[0042] In the embodiment of the present application, after the terminal device exits the off-screen display mode, the SOC chip 32 generates a control signal for deleting the image and sends the control signal to the display driver chip 31. The display driver chip 31 deletes the image to be updated stored in the image storage module 312 under the triggering of the control signal.

[0043] Before the display module of the terminal device displays the AOD off-screen display image, the image stored in the image storage module 312 is deleted, mainly to ensure that no old compensation data affects the new display content, which helps to ensure the accuracy of the AOD off-screen display and avoid display errors caused by residual display content or compensation data from the previous time.

[0044] In one embodiment, the unit frame image includes a first frame image sent by the SOC chip 32 when the terminal device is in the off-screen display mode; The SOC chip 32 is also used to send the first frame of image to the display driver chip 31 when the terminal device is in the off-screen display mode; The display driving chip 31 is further used to determine the capacity relationship according to the first frame image.

[0045] In the embodiment of the present application, the unit frame image may be the first frame image sent by the SOC chip when the terminal device is in the screen-off mode. When the terminal device turns on the screen-off display mode, the SOC chip 32 sends the first frame image of the screen-off display mode to the display driver chip 31, and the data selector 311 in the display driver chip 31 determines the data volume of the first frame image and the capacity size relationship between the image storage module 312 according to the data volume of the first frame image.

[0046] It can be understood that when the terminal device is in the off-screen display mode, the data size of each frame of the off-screen display image is the same. Therefore, the data selector 311 in the display driver chip 31 can determine the capacity size relationship between the first frame image sent by the SOC chip and the image storage module 312 based on the first frame image sent by the SOC chip 32. When the SOC chip subsequently sends the image to be updated, there is no need to repeatedly determine the capacity size relationship between the image to be updated and the image storage module 312, thereby improving the efficiency of the image sending process.

[0047] In another embodiment, the SOC chip 32 can also send the data size of the first frame image to the display driver chip 31 while sending the first frame image to the display driver chip 31. In this way, the data selector 311 in the display driver chip 31 no longer needs to count the data size of the first frame image, which also improves the efficiency of the image sending process.

[0048] In one embodiment, the SOC chip 32 sends the first frame image to the display driver chip 31. After the data selector 311 sends a feedback signal to the SOC chip 32, the data selector 311 can send the first frame image directly to the DSC decompression module for decompression, and directly send the decompressed first frame image to the display module of the terminal device for display.

[0049] In the embodiment of the present application, when the terminal device is in the off-screen display mode, the display driver chip generates a level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the image storage capacity of the display driver chip, and sends the feedback signal to the SOC chip; the SOC chip determines the image sending frequency based on the level state feedback signal, and sends the image to be updated to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the currently displayed image according to the image to be updated. It can be seen that through the embodiment of the present application, since the display driver chip can generate a corresponding level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the image storage capacity of the display driver chip, the SOC chip can determine the image sending frequency of sending the image to be updated to the display driver chip according to the level state feedback signal, therefore, the image sending frequency is no longer fixed, but a dynamically adjustable value related to the data capacity relationship, thereby effectively avoiding the problem of increased power consumption of the SOC chip caused by the SOC chip always sending images to the display driver chip at a higher frequency when the terminal device is in the off-screen display mode, and effectively saving the power consumption of the SOC chip. Figure 4 A schematic diagram of the architecture of an image processing device provided in an embodiment of the present application is shown in FIG. Figure 4 As shown, the image processing device includes a SOC chip and a DDIC chip connected via a MIPI DSI communication interface. The DDIC chip is connected to the screen of the terminal device.

[0050] The SOC chip includes DPU (Display Processing Unit), DSC (Display Stream Compression) and DSI interface (Display Serial Interface) for communicating with DDIC chip. Assuming the screen resolution is 1080*2400, the image data volume that the SOC chip needs to send is 1080*2400*24bit (data bit width 8bit). After DSC 1 / 3 compression inside the SOC chip, the image data volume sent by the SOC chip to the DDIC chip is 1080*2400*8bit.

[0051] The DDIC chip includes a DSI interface for communicating with the SOC chip, a data selector MUX, a Demura RAM image memory, a DSC and a data driver circuit Source Driver, and an SPI interface (Serial Peripheral Interface) for communicating with the external Flash.

[0052] When the terminal device turns on the off-screen display mode, the SOC chip sends the first frame of the off-screen display image to the DDIC chip through the DSI interface. The data selector MUX in the DDIC chip receives the first frame of the off-screen display image, counts the data volume of the image, and compares the capacity relationship between the data volume of the image and the image storage capacity of the Demura RAM image memory. In the case where the data volume of the image is less than the image storage capacity of the Demura RAM image memory, the data selector MUX generates a low-level signal and sends the low-level signal to the SOC chip through the FB feedback line. After receiving the low-level signal, the SOC chip determines the frequency of sending one frame of the off-screen display image to the DDIC every minute, and then sends the off-screen display image to be updated to the DDIC chip according to the sending frequency. After the data selector MUX in the DDIC chip receives the off-screen display image to be updated sent by the SOC chip, it stores the image to be updated in the Demura RAM image memory, and then sends it to the display screen of the terminal device through the data driver circuit Source Driver for display after being decompressed by the DSC.

[0053] When the data volume of the image is greater than the image storage capacity of the Demura RAM image memory, the data selector MUX generates a high-level signal and sends the high-level signal to the SOC chip through the FB feedback line. After receiving the high-level signal, the SOC chip determines to send a frame of off-screen display image to the DDIC at a frequency of 30HZ, and then sends the off-screen display image to be updated to the DDIC chip according to the sending frequency. After the data selector MUX in the DDIC chip receives the off-screen display image to be updated sent by the SOC chip, it directly sends the image to be updated to the DSC for decompression, and sends the decompressed image to be updated to the display screen of the terminal device for display.

[0054] Figure 5 A schematic diagram of the architecture of a data selector provided in an embodiment of the present application, such as Figure 5 As shown, the data selector includes an image data flow path, a row counter and a data selector. Among them, the image data flow path and the row counter are a whole, and the image sent by the SOC chip through the DSI interface will be directly transmitted to the data selector through the image data flow path. The row counter will count the number of rows of the image sent by the SOC chip and compare it with the image storage capacity of the Demura RAM image memory. The output signal includes a level state feedback signal and a CTRL (control) signal. The level state feedback signal is sent to the SOC chip through the FB feedback line in the DDIC chip. The CTRL signal is responsible for controlling the direction of the image data flow, specifically responsible for controlling whether the image data flow flows to the Demura RAM image memory or the DSC decompression module.

[0055] Figure 6 A flowchart of an image processing method provided in an embodiment of the present application is shown in FIG. Figure 6 As shown, the image processing method provided in the embodiment of the present application can be applied to Figure 3 The image processing device shown in the figure specifically includes the following steps.

[0056] S602: when the terminal device is in the screen-off display mode, generating a level state feedback signal according to a capacity relationship between a data volume of a unit frame image and an image storage capacity of an image processing device; S604: Determine the image sending frequency based on the level state feedback signal; S606: Send the image to be updated to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the image currently displayed on the display screen according to the image to be updated.

[0057] In the embodiment of the present application, when the terminal device is in the off-screen display mode, the image processing device can generate a level state feedback signal according to the capacity relationship between the data volume of the first frame image and the image storage capacity of the image processing device; based on the level state feedback signal, the image sending frequency is determined. Subsequently, according to the image sending frequency, the image to be updated of the AOD off-screen display is sent to the display module of the terminal device to trigger the display module to update the image currently displayed on the display screen according to the image to be updated.

[0058] In one embodiment, the method further includes: When the capacity size relationship is such that the image storage capacity is larger than the data amount of the unit frame image, the image to be updated is stored.

[0059] In the embodiment of the present application, when the image processing device determines that the image storage capacity of the image processing device is greater than the data volume of the first frame image, the image processing device stores the image to be updated displayed on the AOD off-screen.

[0060] In one embodiment, generating a level state feedback signal according to the relationship between the data volume of the unit frame image and the image storage capacity of the image processing device includes: In the case where the capacity size relationship is such that the image storage capacity of the image processing device is greater than the data amount of the unit frame image, a low level signal is generated; When the capacity size relationship is such that the image storage capacity of the image processing device is smaller than the data amount of the unit frame image, a high-level signal is generated.

[0061] In an embodiment of the present application, the image processing device can count the data volume of the unit frame image, and then compare the capacity size relationship between the data volume of the unit frame image and the image storage capacity of the image processing device to obtain a comparison result. Then, according to the comparison result, a corresponding level state feedback signal is generated. In the case where the capacity size relationship is that the data volume of the unit frame image is less than the image storage capacity of the image processing device, a low level signal is generated; in the case where the capacity size relationship is that the data volume of the unit frame image is greater than the image storage capacity of the image processing device, a high level signal is generated.

[0062] In one embodiment, determining the image sending frequency based on the level state feedback signal includes: When the level state feedback signal is a high level signal, determining the image sending frequency to be a first image sending frequency; When the level state feedback signal is a low level signal, determining the image sending frequency to be a second image sending frequency; The first image sending frequency is greater than the second image sending frequency.

[0063] In the embodiment of the present application, when the level state feedback signal is a high level signal, the image processing device determines that the image sending frequency is the first image sending frequency; when the level state feedback signal is a low level signal, the image sending frequency is determined to be the second image sending frequency; wherein the first image sending frequency is greater than the second image sending frequency. In one example, the first image sending frequency may be that the SOC chip sends one frame of the image to be updated to the display driver chip every 1 minute, that is, when the feedback signal is a low level signal, the time in the AOD screen-off display interface of the terminal device is updated every 1 minute, and the SOC chip 32 sends the corresponding image to be updated to the display driver chip. In this case, the AOD screen-off display image can be displayed at a maximum of 60% of the screen size. The second image sending frequency is 30HZ, that is, when the feedback signal is a high level signal, the SOC chip sends 30 frames of images to be updated to the display driver chip every second. In this case, the AOD screen-off display image can be displayed at a maximum of 100% of the screen size.

[0064] In one embodiment, the method further includes: After the terminal device exits the screen-off display mode, the image to be updated is deleted.

[0065] In an embodiment of the present application, after the terminal device exits the screen-off display mode, the SOC chip in the image processing device sends a control signal for deleting the image to the display driver chip. The display driver chip, triggered by the control signal, deletes the image to be updated stored in the image storage module.

[0066] In one embodiment, the unit frame image includes the first frame image sent to the terminal device when the terminal device is in the off-screen display mode; the above method also includes: According to the first frame image, a capacity relationship between the data amount of the first frame image and the image storage capacity of the image processing device is determined.

[0067] The unit frame image in the embodiment of the present application may be the first frame image sent to the display module of the terminal device when the terminal device is in the off-screen display mode. The image processing device may determine the capacity relationship between the data amount of the first frame image and the image storage capacity based on the first frame image, so as to generate a corresponding level state feedback signal.

[0068] The above method provided by the embodiment of the present application generates a level state feedback signal according to the capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device when the terminal device is in the off-screen display mode; determines the image sending frequency based on the level state feedback signal; sends the image to be updated to the display module of the terminal device according to the image sending frequency to trigger the display module to update the currently displayed image according to the image to be updated. The image processing device can generate a corresponding level state feedback signal according to the capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device, so that the image sending frequency can be determined based on the level state feedback signal, and the image to be updated is sent to the display module of the terminal device according to the image sending frequency, so that the image sending frequency is no longer fixed, but a dynamically adjustable value related to the data capacity relationship, thereby reducing the power consumption of the image processing device and improving the stability of the image processing process.

[0069] Figure 7 This is a schematic diagram of the structure of an electronic device provided in an embodiment of the present application. Figure 7 As shown, an embodiment of the present application further provides an electronic device 700, including a processor 701 and a memory 702, wherein the memory 702 stores programs or instructions that can be executed on the processor 701, and when the program or instructions are executed by the processor 801, the various steps of the above-mentioned image processing method embodiment are implemented, and the same technical effect can be achieved. To avoid repetition, they are not described here.

[0070] It should be noted that the electronic devices in the embodiments of the present application include mobile electronic devices and non-mobile electronic devices.

[0071] Figure 8 A schematic diagram of the hardware structure of an electronic device provided in an embodiment of the present application. The electronic device 800 includes but is not limited to: a radio frequency unit 801, a network module 802, an audio output unit 803, an input unit 804, a sensor 805, a display unit 806, a user input unit 807, an interface unit 808, a memory 809, and a processor 810.

[0072] Those skilled in the art will appreciate that the electronic device 800 may also include a power source (such as a battery) for supplying power to various components, and the power source may be logically connected to the processor 810 through a power management system, thereby implementing functions such as managing charging, discharging, and power consumption management through the power management system. Figure 8 The electronic device structure shown in the figure does not constitute a limitation on the electronic device. The electronic device may include more or fewer components than shown in the figure, or combine certain components, or arrange the components differently, which will not be described in detail here. The processor 810 is used to generate a level state feedback signal according to the capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device when the terminal device is in the off-screen display mode; Determining an image sending frequency based on the level state feedback signal; The image to be updated is sent to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the currently displayed image according to the image to be updated.

[0073] Optionally, the processor 810 is further configured to store the image to be updated when the capacity size relationship is that the image storage capacity is greater than the data amount of the unit frame image.

[0074] Optionally, the processor 810 is further configured to generate a low level signal when the capacity size relationship is that the image storage capacity of the image processing device is greater than the data amount of the unit frame image; When the capacity size relationship is such that the image storage capacity of the image processing device is smaller than the data amount of the unit frame image, a high-level signal is generated.

[0075] Optionally, the processor 810 is further configured to, when the level state feedback signal is the high level signal, determine that the image sending frequency is a first image sending frequency; In a case where the level state feedback signal is the low level signal, determining the image sending frequency to be a second image sending frequency; The first image sending frequency is greater than the second image sending frequency.

[0076] Optionally, the processor 810 is further configured to delete the image to be updated after the terminal device exits the screen-off display mode.

[0077] Optionally, the unit frame image includes a first frame image sent to the display module of the terminal device when the terminal device is in the off-screen display mode; the processor 810 is also used to determine, based on the first frame image, a capacity relationship between the data amount of the first frame image and the image storage capacity of the image processing device.

[0078] It should be understood that in the embodiment of the present application, the input unit 804 may include a graphics processing unit (GPU) 8041 and a microphone 8042, and the graphics processor 8041 processes the image data of the static picture or video obtained by the image capture device (such as a camera) in the video capture mode or the image capture mode. The display unit 806 may include a display panel 8061, and the display panel 8061 may be configured in the form of a liquid crystal display, an organic light emitting diode, etc. The user input unit 807 includes at least one of a touch panel 8071 and other input devices 8072. The touch panel 8071 is also called a touch screen. The touch panel 8071 may include two parts: a touch detection device and a touch controller. Other input devices 8072 may include, but are not limited to, a physical keyboard, function keys (such as a volume control key, a switch key, etc.), a trackball, a mouse, and a joystick, which will not be repeated here.

[0079] The memory 809 can be used to store software programs and various data. The memory 809 may mainly include a first storage area for storing programs or instructions and a second storage area for storing data, wherein the first storage area may store an operating system, an application program or instructions required for at least one function (such as a sound playback function, an image playback function, etc.), etc. In addition, the memory 809 may include a volatile memory or a non-volatile memory, or the memory 809 may include both volatile and non-volatile memories. Among them, the non-volatile memory may be a read-only memory (ROM), a programmable read-only memory (PROM), an erasable programmable read-only memory (EPROM), an electrically erasable programmable read-only memory (EEPROM), or a flash memory. The volatile memory may be a random access memory (RAM), a static random access memory (SRAM), a dynamic random access memory (DRAM), a synchronous dynamic random access memory (SDRAM), a double data rate synchronous dynamic random access memory (DDRSDRAM), an enhanced synchronous dynamic random access memory (ESDRAM), a synchronous link dynamic random access memory (SLDRAM) and a direct memory bus random access memory (DRRAM). The memory 809 in the embodiment of the present application includes but is not limited to these and any other suitable types of memory.

[0080] The processor 810 may include one or more processing units; optionally, the processor 810 integrates an application processor and a modem processor, wherein the application processor mainly processes operations related to an operating system, a user interface, and application programs, and the modem processor mainly processes wireless communication signals, such as a baseband processor. It is understandable that the modem processor may not be integrated into the processor 810.

[0081] An embodiment of the present application also provides a readable storage medium, on which a program or instruction is stored. When the program or instruction is executed by a processor, each process of the above-mentioned image processing method embodiment is implemented, and the same technical effect can be achieved. To avoid repetition, it will not be repeated here.

[0082] The processor is the processor in the electronic device described in the above embodiment. The readable storage medium includes a computer readable storage medium, such as a computer read-only memory ROM, a random access memory RAM, a magnetic disk or an optical disk.

[0083] An embodiment of the present application further provides a chip, which includes a processor and a communication interface, wherein the communication interface is coupled to the processor, and the processor is used to run programs or instructions to implement the various processes of the above-mentioned image processing method embodiment, and can achieve the same technical effect. To avoid repetition, it will not be repeated here.

[0084] It should be understood that the chip mentioned in the embodiments of the present application can also be called a system-level chip, a system chip, a chip system or a system-on-chip chip, etc.

[0085] An embodiment of the present application provides a computer program product, which is stored in a storage medium. The program product is executed by at least one processor to implement the various processes of the above-mentioned image processing method embodiment and can achieve the same technical effect. To avoid repetition, it will not be repeated here.

[0086] It should be noted that, in this article, the terms "comprise", "include" or any other variant thereof are intended to cover non-exclusive inclusion, so that the process, method, article or device including a series of elements includes not only those elements, but also includes other elements not explicitly listed, or also includes elements inherent to such process, method, article or device. In the absence of further restrictions, the elements defined by the sentence "comprise one..." do not exclude the presence of other identical elements in the process, method, article or device including the element. In addition, it should be pointed out that the scope of the methods and devices in the embodiments of the present application is not limited to performing functions in the order shown or discussed, and may also include performing functions in a substantially simultaneous manner or in reverse order according to the functions involved, for example, the described method may be performed in an order different from that described, and various steps may also be added, omitted, or combined. In addition, the features described with reference to certain examples may be combined in other examples.

[0087] Through the description of the above implementation methods, those skilled in the art can clearly understand that the above-mentioned embodiment methods can be implemented by means of software plus a necessary general hardware platform, and of course by hardware, but in many cases the former is a better implementation method. Based on such an understanding, the technical solution of the present application, or the part that contributes to the prior art, can be embodied in the form of a computer software product, which is stored in a storage medium (such as ROM / RAM, a magnetic disk, or an optical disk), and includes a number of instructions for enabling a terminal (which can be a mobile phone, a computer, a server, or a network device, etc.) to execute the methods described in each embodiment of the present application.

[0088] The embodiments of the present application are described above in conjunction with the accompanying drawings, but the present application is not limited to the above-mentioned specific implementation methods. The above-mentioned specific implementation methods are merely illustrative and not restrictive. Under the guidance of the present application, ordinary technicians in this field can also make many forms without departing from the purpose of the present application and the scope of protection of the claims, all of which are within the protection of the present application.

Claims

1. An image processing device, characterized in that: include: Interconnected display driver chip and SOC chip; The display driver chip is used to generate a level state feedback signal according to the capacity relationship between the data volume of the unit frame image sent by the SOC chip and the image storage capacity of the display driver chip when the terminal device is in the off-screen display mode, and send the level state feedback signal to the SOC chip; The SOC chip is used to determine the image sending frequency according to the level state feedback signal; and send the image to be updated to the display driver chip according to the image sending frequency; The display driver chip is further used to send the image to be updated to the display module of the terminal device to trigger the display module to update the currently displayed image according to the image to be updated.

2. The image processing device according to claim 1, characterized in that The display driver chip includes a data selector and an image storage module; The data selector is used to generate the level state feedback signal according to the capacity size relationship when the terminal device is in the screen-off display mode; Sending the level state feedback signal to the SOC chip; receiving the image to be updated sent by the SOC chip, and sending the image to be updated to the image storage module; The image storage module is used to store the image to be updated sent by the data selector and send the image to be updated to the display module of the terminal device when the capacity size relationship is that the image storage capacity is greater than the data amount of the unit frame image.

3. The image processing device according to claim 2, characterized in that: The data selector includes a counter module and a feedback module; The counter module is used to determine the data volume of the unit frame image, compare the data volume of the unit frame image with the image storage capacity of the image storage module, and output the comparison result; The feedback module is used to generate the level state feedback signal according to the comparison result output by the counter module.

4. The image processing device according to claim 1, characterized in that: The level state feedback signal includes a high level signal and a low level signal; The SOC chip is further used to determine, under the triggering of the high-level signal, that the image sending frequency is a first image sending frequency; and send the image to be updated to the display driver chip according to the first image sending frequency; Under the triggering of the low-level signal, determining the image sending frequency to be a second image sending frequency; sending the image to be updated to the display driver chip according to the second image sending frequency; The first image sending frequency is greater than the second image sending frequency.

5. The image processing device according to claim 2, characterized in that: The SOC chip is further used to generate a control signal for deleting an image after the terminal device exits the screen-off display mode, and send the control signal to the display driver chip; The display driver chip is further used to delete the image to be updated stored in the image storage module under the triggering of the control signal.

6. The image processing device according to claim 1, characterized in that: The unit frame image includes the first frame image sent by the SOC chip when the terminal device is in the screen-off display mode; The SOC chip is further configured to send the first frame of image to the display driver chip when the terminal device is in a screen-off display mode; The display driver chip is further used to determine the capacity size relationship according to the first frame image.

7. An image processing method, characterized in that: Applied to the image processing device according to any one of claims 1 to 6, the method comprises: When the terminal device is in the screen-off display mode, generating a level state feedback signal according to the capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device; Determining an image sending frequency based on the level state feedback signal; The image to be updated is sent to the display module of the terminal device according to the image sending frequency, so as to trigger the display module to update the currently displayed image according to the image to be updated.

8. The method according to claim 7, characterized in that The method further comprises: In the case where the capacity size relationship is that the image storage capacity is greater than the data amount of the unit frame image, the image to be updated is stored.

9. The method according to claim 7, characterized in that: The step of generating a level state feedback signal according to a capacity relationship between the data volume of the unit frame image and the image storage capacity of the image processing device comprises: generating a low level signal when the capacity size relationship is that the image storage capacity of the image processing device is greater than the data amount of the unit frame image; When the capacity size relationship is such that the image storage capacity of the image processing device is smaller than the data amount of the unit frame image, a high-level signal is generated.

10. The method according to claim 7, characterized in that The step of determining the image sending frequency based on the level state feedback signal comprises: When the level state feedback signal is the high level signal, determining the image sending frequency to be a first image sending frequency; In a case where the level state feedback signal is the low level signal, determining the image sending frequency to be a second image sending frequency; The first image sending frequency is greater than the second image sending frequency.

11. The method according to claim 8, characterized in that The method further comprises: After the terminal device exits the screen-off display mode, the image to be updated is deleted.

12. The method according to claim 7, characterized in that The unit frame image includes a first frame image sent to the display module of the terminal device when the terminal device is in the screen-off display mode; the method further includes: According to the first frame image, a capacity relationship between the data amount of the first frame image and the image storage capacity of the image processing device is determined.

13. An electronic device, characterized in that: It comprises a processor and a memory, wherein the memory stores a program or instruction that can be run on the processor, and when the program or instruction is executed by the processor, the steps of the image processing method according to any one of claims 7 to 12 are implemented.

14. A computer-readable storage medium, characterized in that: The computer-readable storage medium stores a computer program, and when the computer program is executed by a processor, the steps of the image processing method according to any one of claims 7 to 12 are implemented.