Display substrate and display device
By setting up a retaining wall with multiple layers of barrier layers in the frame area of the display substrate and optimizing the structure of the retaining wall and gap, the problem of short circuit in the signal transmission line due to the residue of conductive material is solved, and the yield and packaging effect of the display device are improved.
Patent Information
- Application Number
- CN202110121161.6
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2021-01-28
- Publication Date
- 2025-02-25
- Estimated Expiration
- 2041-01-28
AI Technical Summary
In the existing display devices, the signal transmission line is prone to short-circuit due to the residue of conductive material, resulting in a lower yield of the display device.
By providing a retaining wall of a multi-layer first barrier layer and a multi-layer second barrier layer in the frame area of the display substrate, and overlapping the gap with the connected part, the segment difference between the retaining wall and the gap is reduced to avoid conduction of electricity Material remains.
It effectively avoids short circuits of signal transmission lines, improves the yield of the display device, and ensures good packaging effect of the packaging layer.
Smart Images

Figure CN114824120B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of display technology, and in particular to a display substrate and a display device. Background Art
[0002] With the continuous development of science and technology, users have increasingly higher demands for the screen-to-body ratio of display devices (the ratio of the area of the display screen to the area of the front panel of the display device).
[0003] In the relevant technical field, the concept of full screen has emerged, that is, optical devices such as image acquisition devices in the display device are arranged under the display screen to increase the ratio between the area of the display screen and the area of the front panel of the display device, and make the ratio approach 100%. Summary of the invention
[0004] The purpose of the embodiments of the present invention is to provide a display substrate and a display device, which are used to improve the packaging effect of the display substrate, avoid short circuits in signal transmission lines due to residual conductive materials in the display device using the display substrate, and improve the yield of the display device.
[0005] To achieve the above objectives, the embodiments of the present invention provide the following technical solutions:
[0006] An embodiment of the present invention provides a display substrate, which has a display area and a frame area; the display area includes a main display area and an auxiliary display area. The display substrate includes: a substrate; a plurality of first sub-pixels and a plurality of second sub-pixels arranged on one side of the substrate; an encapsulation layer arranged on a side of the plurality of first sub-pixels and the plurality of second sub-pixels away from the substrate; and a first retaining wall and a second retaining wall located in the frame area. The plurality of first sub-pixels are located in the main display area; each second sub-pixel includes a pixel driving circuit and a light-emitting device located on a side of the pixel driving circuit away from the substrate and electrically connected to the pixel driving circuit; the light-emitting device is located in the auxiliary display area, and at least one pixel driving circuit is located in the frame area. The second retaining wall is away from the display area relative to the first retaining wall, and the first retaining wall is away from the display area relative to the at least one pixel driving circuit; the vertical distance between the second retaining wall and the substrate is greater than the vertical distance between the first retaining wall and the substrate; the first retaining wall and the second retaining wall are used to block a part of the encapsulation layer. Among them, the first retaining wall includes a plurality of first barrier layers stacked in sequence, and the second retaining wall includes a plurality of second barrier layers stacked in sequence; at least one layer of the plurality of first barrier layers is respectively connected to at least one layer of the plurality of second barrier layers, and the orthographic projection of the gap between the first retaining wall and the second retaining wall on the substrate overlaps with the orthographic projection of the connected part on the substrate.
[0007] The display substrate provided by some embodiments of the present invention may, after at least one pixel driving circuit among the above-mentioned multiple second sub-pixels is set in the border area, set a first blocking wall composed of multiple layers of first blocking layers and a second blocking wall composed of multiple layers of second blocking layers in the border area to achieve a blocking effect on a part of the encapsulation layer and ensure the encapsulation effect of the encapsulation layer.
[0008] Moreover, by connecting at least one of the multiple first barrier layers and at least one of the multiple second barrier layers, respectively, and making the orthographic projection of the gap between the first barrier wall and the second barrier wall overlap with the orthographic projection of the connected portion on the substrate, the step difference between the first barrier wall and the gap can be effectively reduced, and the step difference between the second barrier wall and the gap can be reduced. In this way, when the display substrate is applied to a display device, the conductive material residue of the signal transmission line can be effectively avoided, thereby avoiding the short circuit of the signal transmission line and improving the yield of the display device.
[0009] In some embodiments, the display substrate further includes: a plurality of planar layers disposed between the pixel driving circuit and the light-emitting device and stacked in sequence; and a pixel defining layer disposed on a side of the plurality of planar layers away from the substrate. Among the plurality of first barrier layers, except for the first barrier layer farthest from the substrate, the first barrier layers are disposed in the same layer as a portion of the planar layers in the plurality of planar layers; the first barrier layer farthest from the substrate in the plurality of first barrier layers is disposed in the same layer as the pixel defining layer. Among the plurality of second barrier layers, except for the second barrier layer farthest from the substrate, the second barrier layers are disposed in the same layer as the plurality of planar layers; the second barrier layer farthest from the substrate in the plurality of second barrier layers is disposed in the same layer as the pixel defining layer.
[0010] In some embodiments, at least one first barrier layer in the plurality of first barrier layers that is connected to the plurality of second barrier layers is disposed in the same layer as the corresponding flat layer. A first barrier layer in the plurality of first barrier layers that is farthest from the substrate overlaps a first barrier layer in the plurality of first barrier layers that is second farthest from the substrate. A second barrier layer in the plurality of second barrier layers that is farthest from the substrate overlaps a second barrier layer in the plurality of second barrier layers that is second farthest from the substrate, and covers at least a portion of a second barrier layer in the plurality of second barrier layers that is not connected to the plurality of first barrier layers.
[0011] In some embodiments, the display substrate further comprises: a plurality of light-transmitting wires. The pixel driving circuit located in the frame area is electrically connected to the corresponding light-emitting device through a light-transmitting wire. At least one flat layer is provided between the plurality of light-transmitting wires and the pixel driving circuit; at least one flat layer is provided between the plurality of light-transmitting wires and the light-emitting device.
[0012] In some embodiments, the plurality of light-transmitting wires are located in multiple layers, each layer of light-transmitting wires includes at least one light-transmitting wire, and a flat layer is disposed between two adjacent layers of light-transmitting wires.
[0013] In some embodiments, the display substrate further comprises: a barrier layer. One end of the barrier layer extends between two adjacent first barrier layers in the multi-layer first barrier layers, and the other end of the barrier layer extends between two adjacent flat layers in the multi-layer flat layers. The first barrier layer overlapped by one end of the barrier layer and the flat layer overlapped by the other end of the barrier layer are arranged in the same layer.
[0014] In some embodiments, the orthographic projection of a first barrier layer farthest from the substrate among the multiple first barrier layers on the substrate is within the orthographic projection of a first barrier layer second farthest from the substrate among the multiple first barrier layers on the substrate. The orthographic projection of the flat layer on the other end of the barrier layer away from the substrate on the substrate is tangent to or overlaps with the orthographic projection of the first barrier layer overlapped with one end of the barrier layer on the substrate.
[0015] In some embodiments, the barrier layer and at least one of the plurality of light-transmitting conductive lines are disposed in the same layer.
[0016] In some embodiments, the encapsulation layer includes: a first inorganic layer; an organic layer disposed on a side of the first inorganic layer away from the substrate; and a second inorganic layer disposed on a side of the organic layer away from the substrate. The first retaining wall and the second retaining wall are used to block the organic layer. The first inorganic layer covers the first retaining wall and the second retaining wall, and the second inorganic layer covers the first retaining wall and the second retaining wall.
[0017] Some embodiments of the present invention further provide a display device, comprising: a display substrate as described in any of the above embodiments; a touch structure disposed on the light-emitting side of the display substrate; a touch driver chip disposed in the binding area; a plurality of signal transmission lines electrically connected to the touch structure and the touch driver chip; and an optical device disposed on a side of the display substrate away from the touch structure. The frame area of the display substrate includes a binding area; the touch structure is located in the display area of the display substrate; the orthographic projections of the plurality of signal transmission lines on the substrate of the display substrate overlap with the orthographic projections of the gaps between the first retaining wall and the second retaining wall of the display substrate on the substrate; the optical device is located in the auxiliary display area of the display substrate.
[0018] The beneficial effects that can be achieved by the display device provided in some embodiments of the present invention are the same as the beneficial effects that can be achieved by the display substrate provided in some of the above embodiments, and will not be described in detail here. BRIEF DESCRIPTION OF THE DRAWINGS
[0019] In order to more clearly illustrate the technical solutions in the present disclosure, the following briefly introduces the drawings required to be used in some embodiments of the present disclosure. Obviously, the drawings described below are only drawings of some embodiments of the present disclosure. For ordinary technicians in this field, other drawings can also be obtained based on these drawings. In addition, the drawings described below can be regarded as schematic diagrams, and are not limitations on the actual size of the products involved in the embodiments of the present disclosure.
[0020] Figure 1 is a structural diagram of a display substrate according to some embodiments of the present invention;
[0021] Figure 2 A partial structural diagram of a display substrate according to some embodiments of the present invention;
[0022] Figure 3 A partial structural diagram of another display substrate according to some embodiments of the present invention;
[0023] Figure 4 is a partial structural diagram of yet another display substrate according to some embodiments of the present invention;
[0024] Figure 5 A partial structural diagram of another display substrate according to some embodiments of the present invention;
[0025] Figure 6 is a structural diagram of a display device according to some embodiments of the present invention;
[0026] Figure 7 is a structural diagram of another display device according to some embodiments of the present invention;
[0027] Figure 8 is a partial structural diagram of a display device according to some embodiments of the present invention;
[0028] Fig. 9 is a partial structural diagram of a display device according to some embodiments of the present invention. DETAILED DESCRIPTION
[0029] The following will be combined with the accompanying drawings to clearly and completely describe the technical solutions in some embodiments of the present disclosure. Obviously, the described embodiments are only part of the embodiments of the present disclosure, rather than all the embodiments. Based on the embodiments provided by the present disclosure, all other embodiments obtained by ordinary technicians in this field belong to the scope of protection of the present disclosure.
[0030] Unless the context requires otherwise, throughout the specification and claims, the term "including" is to be interpreted as an open, inclusive meaning, that is, "including, but not limited to". In the description of the specification, the terms "one embodiment", "some embodiments", "exemplary embodiments", "examples" or "some examples" and the like are intended to indicate that specific features, structures, materials or characteristics associated with the embodiment or example are included in at least one embodiment or example of the present disclosure. The schematic representations of the above terms do not necessarily refer to the same embodiment or example. In addition, the specific features, structures, materials or characteristics described may be included in any one or more embodiments or examples in any appropriate manner.
[0031] In the following, the terms "first" and "second" are used for descriptive purposes only and are not to be understood as indicating or implying relative importance or implicitly indicating the number of the indicated technical features. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of the features. In the description of the embodiments of the present disclosure, unless otherwise specified, "plurality" means two or more.
[0032] “A and / or B” includes the following three combinations: A only, B only, and a combination of A and B.
[0033] As used herein, the term "if" is optionally interpreted to mean "when" or "upon" or "in response to determining" or "in response to detecting," depending on the context. Similarly, the phrases "if it is determined that" or "if [a stated condition or event] is detected" are optionally interpreted to mean "upon determining that" or "in response to determining that" or "upon detecting [a stated condition or event]" or "in response to detecting [a stated condition or event]," depending on the context.
[0034] The use of "adapted to" or "configured to" herein is meant to be open and inclusive language that does not exclude devices adapted or configured to perform additional tasks or steps.
[0035] Additionally, the use of “based on” is meant to be open and inclusive, as a process, step, calculation, or other action “based on” one or more stated conditions or values may, in practice, be based on additional conditions or values beyond those stated.
[0036] As used herein, "about" or "approximately" includes the stated value and the average value that is within an acceptable range of deviation from the particular value, where the acceptable range of deviation is determined by one of ordinary skill in the art taking into account the measurements in question and the errors associated with the measurement of the particular quantity (i.e., the limitations of the measurement system).
[0037] Exemplary embodiments are described herein with reference to cross-sectional views and / or plan views that are idealized exemplary drawings. In the drawings, the thickness of layers and regions are exaggerated for clarity. Therefore, variations in shape relative to the drawings due to, for example, manufacturing techniques and / or tolerances are conceivable. Therefore, the exemplary embodiments should not be interpreted as being limited to the shapes of the regions shown herein, but include shape deviations due to, for example, manufacturing. For example, an etched region shown as a rectangle will typically have curved features. Therefore, the regions shown in the drawings are schematic in nature, and their shapes are not intended to illustrate the actual shape of regions of the device, and are not intended to limit the scope of the exemplary embodiments.
[0038] Display devices generally include LCD (Liquid Crystal Display), OLED (Organic Light Emitting Diode) display devices and QLED (Quantum Dot Light Emitting Diodes) display devices. Considering the structure and display principle of LCD, it is difficult for external light to pass through the backlight module, so it is difficult to set optical devices such as image collectors under the display screen. However, external light can pass through the gap between two adjacent sub-pixels in the OLED display device (or QLED display device) and radiate from the light-emitting side of the OLED display device (or QLED display device) to the non-light-emitting side of the OLED display device (or QLED display device). Therefore, OLED display devices (or QLED display devices) are currently mainly used to achieve full-screen design.
[0039] Some embodiments of the present invention provide a display device 1000. Figure 6 to Figure 8As shown, the display device 1000 includes a display substrate 100 , a touch control structure 200 , a touch control driving chip 300 , a plurality of signal transmission lines 400 and an optical device 500 .
[0040] There are many types of the optical device 500 , which can be selected and set according to actual needs.
[0041] In some examples, the optical device 500 may be, for example, a camera, an infrared receiver, or an infrared transmitter.
[0042] In some examples, such as Figure 1 As shown, the display substrate 100 has a display area A and a frame area B. The portion of the display substrate 100 located in the display area A can display images.
[0043] It should be noted that the present invention does not limit the location of the border area B. The border area B can be located on one side, two sides or three sides of the display area A. Of course, the border area B can also be located around the display area A.
[0044] In some examples, such as Figure 1 As shown, the display area A includes a main display area A1 and an auxiliary display area A2, wherein the area of the main display area A1 may be larger than the area of the auxiliary display area A2.
[0045] Here, the number of the auxiliary display areas A2 may be one or more, and may be selected and set according to actual needs.
[0046] There are various positional relationships between the main display area A1 and the auxiliary display area A2, which can be selected and set according to actual needs.
[0047] For example, the main display area A1 may be located around the auxiliary display area A2, that is, the main display area A1 surrounds the auxiliary display area A2. In this case, the auxiliary display area A2 may be in a circular, elliptical or rectangular shape.
[0048] For example, Figure 1 As shown, the auxiliary display area A2 is located next to the main display area A1, that is, a portion of the boundary of the auxiliary display area A2 overlaps a portion of the boundary of the main display area A1. At this time, the shape of the auxiliary display area A2 can be, for example, a rectangle, a rounded rectangle, a teardrop shape, or a semicircle.
[0049] In some examples, such as Figure 1 As shown, the border area B includes at least one binding area B1. There may be a gap between the display area A and the binding area B1.
[0050] Below, the structure of the display device 1000 is schematically described by taking the optical device 500 as a camera, the number of auxiliary display areas A2 is one, the number of binding areas B1 is one, and the auxiliary display area A2 is located next to the main display area A1 as an example.
[0051] In some examples, such as Figure 8 As shown, the optical device 500 is disposed on the non-light-exiting side of the display substrate 100 and is located in the auxiliary display area A2 of the display substrate 100. External light can pass through the display substrate 100 and enter the optical device 500, so that the optical device 500 can work.
[0052] In some examples, such as Figure 8 As shown, the touch structure 200 may be disposed on the light emitting side of the display substrate 100 and located in the display area A of the display substrate 100 . That is, the optical device 500 and the touch structure 200 are located on opposite sides of the display substrate 100 .
[0053] In this way, the user can use the touch structure 200 to control the image to be displayed on the display substrate 100, so that the display device 1000 has both display function and touch function.
[0054] In some examples, such as Figure 7 As shown, the touch control driver chip 300 can be disposed in the binding area B1 and located on the same side of the display substrate 100 as the touch control structure 200. The touch control driver chip 300 can transmit a touch control driving signal to the touch control structure 200, and can also receive a touch control sensing signal transmitted by the touch control structure 200, so that the user can control the image to be displayed on the display substrate 100 through the touch control structure 200.
[0055] In some examples, such as Figure 7 As shown, the above-mentioned plurality of signal transmission lines 400, the touch structure 200, and the touch driver chip 300 are located on the same side of the display substrate 100. One end of each signal transmission line 400 extends into the display area A and is electrically connected to the touch structure 200, and the other end extends into the binding area B1 and is electrically connected to the touch driver chip 300. In this way, the touch driver chip 300 and the touch structure 200 can realize the transmission of touch drive signals and touch sensing signals through the signal transmission lines 400.
[0056] Here, since the touch structure 200 is located in the display area A and the touch driver chip 300 is located in the binding area B1 , this means that the signal transmission line 400 needs to pass through the frame area B to achieve electrical connection between the touch structure 200 and the touch driver chip 300 .
[0057] The structure of the display substrate 100 provided by some embodiments of the present invention is schematically described below with reference to the accompanying drawings.
[0058] In some examples, such as Figure 1 As shown, the display substrate 100 may include: a substrate 1 .
[0059] There are many types of the substrate 1, which can be selected according to actual needs.
[0060] Exemplarily, the substrate 1 may be a rigid substrate, which may be a glass substrate or a PMMA (Polymethyl methacrylate) substrate.
[0061] Exemplarily, the substrate 1 may be a flexible substrate, which may be a PET (Polyethylene terephthalate) substrate, a PEN (Polyethylenenaphthalate diformic acid glycol ester) substrate, or a PI (Polyimide) substrate.
[0062] In some examples, such as Figure 1 As shown, the display substrate 100 may further include: a plurality of first sub-pixels P1 and a plurality of second sub-pixels P2 disposed on one side of the substrate 1 .
[0063] Exemplarily, each first sub-pixel P1 includes a pixel driving circuit and a light-emitting device. The light-emitting device may be located on a side of the pixel driving circuit away from the substrate 1 and electrically connected to the pixel driving circuit. The pixel driving circuit can provide a driving voltage to the light-emitting device to control the light-emitting state of the light-emitting device. Figure 1 and Figure 2 As shown, each second sub-pixel P2 includes a pixel driving circuit 21 and a light-emitting device 22. The light-emitting device 22 can be located on a side of the pixel driving circuit 21 away from the substrate 1 and is electrically connected to the pixel driving circuit 21. The pixel driving circuit 21 can provide a driving voltage to the light-emitting device 22 to control the light-emitting state of the light-emitting device 22. The plurality of first sub-pixels P1 and the plurality of second sub-pixels P2 can cooperate with each other so that the display substrate 100 can display images.
[0064] Here, the structure of the pixel driving circuit included in the first subpixel P1 may be the same as the structure of the pixel driving circuit 21 included in the second subpixel P2. The structure of the light emitting device included in the first subpixel P1 may be the same as the structure of the light emitting device 22 included in the second subpixel P2.
[0065] It should be noted that the structure of the pixel driving circuit 21 may include multiple structures, and the present invention does not limit this. For example, the structure of the pixel driving circuit 21 may be a "6T1C", "7T1C", "6T2C" or "7T2C" structure. Here, "T" represents a thin film transistor, the number before "T" represents the number of thin film transistors, and "C" represents a storage capacitor. The number before "C" represents the number of storage capacitors.
[0066] For example, the thin film transistor included in the pixel driving circuit 21 may be a thin film transistor with a bottom gate structure. For another example, the thin film transistor included in the pixel driving circuit 21 may be a thin film transistor with a top gate structure.
[0067] The light emitting device 22 may be, for example, an OLED (Organic Light Emitting Diode) device or a QLED (Quantum Dot Light Emitting Diodes) device. The light emitting device 22 may emit light from the top or from the bottom.
[0068] The present invention is schematically described by taking the thin film transistor included in the pixel driving circuit 21 as a thin film transistor with a top gate structure, the light emitting device 22 as an OLED light emitting device, and the light emitting mode of the light emitting device 22 as top emission as an example.
[0069] For example, Figure 2 As shown, the pixel driving circuit in the first sub-pixel P1 can be electrically connected to the corresponding light-emitting device through the connection part, and the pixel driving circuit 21 in the second sub-pixel P2 can be electrically connected to the corresponding light-emitting device 22 through the connection part. This helps to reduce the difficulty of wiring.
[0070] For example, Figure 1 As shown, the display substrate 100 includes a plurality of first sub-pixels P1 located in the main display area A1. Among the plurality of second sub-pixels P2 included in the display substrate 100, each light emitting device 22 is located in the auxiliary display area A2, and at least one pixel driving circuit 21 is located in the border area B.
[0071] For example, only one pixel driving circuit 21 is located in the border area B, or the pixel driving circuit 21 in each second sub-pixel P2 is located in the border area B. In the case where the pixel driving circuits 21 in multiple second sub-pixels P2 are arranged in the border area B, the multiple pixel driving circuits 21 can be arranged on one side of the border area B close to the auxiliary display area A2, and arranged sequentially or in an array.
[0072] Since the pixel driving circuit 21 is mainly composed of metal lines, the metal lines can form a strong blocking effect on light. By setting at least one pixel driving circuit 21 in the frame area B, the number of pixel driving circuits 21 set in the auxiliary display area A2 can be reduced. In this way, when external light passes through the part of the display substrate 100 located in the auxiliary display area A2 and enters the optical device 500 so that the optical device 500 works, the blocking of external light can be reduced, the transmittance of light passing through the display substrate 100 is increased, and the working performance of the optical device 500 is improved.
[0073] On this basis, the present invention can increase the density of the light-emitting device 22 in the auxiliary display area A2 (for example, it can be the same as the density of the first sub-pixel P1 in the main display area A1), that is, increase the pixel density (Pixels Per Inch, PPI for short) of the portion of the display substrate 100 located in the auxiliary display area A2, which is beneficial to improving the overall display effect of the display substrate 100.
[0074] It is worth mentioning that, for example, when the optical device 500 is not working, the portion of the display substrate 100 located in the display area A can display images; when the optical device 500 is working (for example, the user takes a selfie), the portion of the display substrate 100 located in the auxiliary display area A2 can present a black picture, and the portion of the display substrate 100 located in the main display area A1 can present the user's selfie picture, which more clearly shows the location of the optical device 500.
[0075] In some examples, such as Figure 1 to Figure 3 As shown, the display substrate 100 may further include: an encapsulation layer 3 disposed on a side of the plurality of first sub-pixels P1 and the plurality of second sub-pixels P2 away from the substrate 1 .
[0076] Exemplarily, the orthographic projections of the above-mentioned multiple first sub-pixels P1 and multiple second sub-pixels P2 on the substrate 1 are located within the orthographic projection range of the encapsulation layer 3 on the substrate 1, so that the encapsulation layer 3 can be used to form a good encapsulation effect for the light-emitting device included in the first sub-pixel P1 and the light-emitting device 22 included in the second sub-pixel P2, thereby preventing external water vapor and / or oxygen from corroding the light-emitting device included in the first sub-pixel P1 and the light-emitting device 22 included in the second sub-pixel P2, thereby affecting the luminous efficiency and service life.
[0077] For example, Figure 1 , Figure 4 and Figure 5 As shown, the encapsulation layer 3 may include: a first inorganic layer 31 , an organic layer 32 disposed on a side of the first inorganic layer 31 away from the substrate 1 , and a second inorganic layer 33 disposed on a side of the organic layer 32 away from the substrate 1 .
[0078] For example, the first inorganic layer 31 may be formed by using an inorganic insulating material and a deposition process, the second inorganic material 33 may be formed by using an inorganic insulating material and a deposition process, and the organic layer 32 may be formed by using an organic insulating material and an inkjet printing process.
[0079] In some examples, such as Figure 1 , Figure 4 and Figure 5 As shown, the display substrate 100 may further include: a first retaining wall 4 and a second retaining wall 5 located in the frame area B. The first retaining wall 4 and the second retaining wall 5 are used to block a portion of the encapsulation layer 3 .
[0080] Exemplarily, the second retaining wall 5 is away from the display area A relative to the first retaining wall 4, and the first retaining wall 4 is away from the display area A relative to at least one pixel driving circuit 21 disposed in the frame area B. That is, in the display substrate 100, the pixel driving circuit 21 disposed in the frame area B, the first retaining wall 4, and the second retaining wall 5 are away from the display area A in sequence.
[0081] For example, Figure 1 As shown, the first retaining wall 4 and the second retaining wall 5 can be arranged at the edge of the display substrate 100 and arranged in a ring shape. The first retaining wall 4 surrounds the plurality of first sub-pixels P1 and the plurality of second sub-pixels P2, and the second retaining wall 5 surrounds the first retaining wall 4.
[0082] For example, the first inorganic layer 31 may cover the first blocking wall 4 and the second blocking wall 5 while covering the plurality of first sub-pixels P1 and the plurality of second sub-pixels P2 to form a better packaging effect.
[0083] The organic layer 32 may be located within the range defined by the first retaining wall 4, that is, the orthographic projection of the organic layer 32 on the substrate 1 is located within the orthographic projection range of the first retaining wall 4 on the substrate 1. This means that the first retaining wall 4 can block the organic layer 32 in the encapsulation layer 3 to ensure a good encapsulation effect.
[0084] Exemplarily, the vertical distance between the second retaining wall 5 and the substrate 1 is greater than the vertical distance between the first retaining wall 4 and the substrate 1 .
[0085] Here, due to the process of preparing and forming the organic layer 32, there will inevitably be certain errors, which may cause the first retaining wall 4 to fail to form a good barrier for the organic layer 32. In some embodiments of the present invention, by setting the vertical distance between the second retaining wall 5 and the substrate 1 to be greater than the vertical distance between the first retaining wall 4 and the substrate 1, the second retaining wall 5 can be used to further block the organic layer 32, thereby improving the blocking effect on the organic layer 32, and further improving the encapsulation effect of the encapsulation layer 3.
[0086] The second inorganic layer 33 may, for example, cover the organic layer 32 and the first inorganic layer 31 , and while covering the first inorganic layer 31 , also cover the first retaining wall 4 and the second retaining wall 5 to form a better encapsulation effect.
[0087] Since the orthographic projection of the organic layer 32 on the substrate 1 is within the orthographic projection range of the first retaining wall 4 on the substrate 1, and the first inorganic layer 31 and the second inorganic layer 33 cover the first retaining wall 4 and the second retaining wall 5, the portions of the first inorganic layer 31 and the second inorganic layer 33 that extend beyond the organic layer 32 can form contact.
[0088] In the related art, the border area of the display substrate is provided with two retaining walls (with a gap between the two retaining walls), and the retaining walls are generally provided at the same layer as an insulating layer (such as a pixel defining layer) in the display area. However, when the display substrate is applied to an under-screen camera display device, and a pixel driving circuit electrically connected to the light-emitting device in the auxiliary display area is provided in the border area, the light-emitting device and the pixel driving circuit need to be electrically connected through a wire, and an insulating layer needs to be provided between the light-emitting device and the wire and between the conductive wire and the pixel driving circuit. This will increase the thickness of the portion of the display substrate located in the display area, and the retaining wall located in the border area will be difficult to form a good barrier to the organic layer in the encapsulation layer, thereby adversely affecting the encapsulation effect of the encapsulation layer.
[0089] Based on this, in some examples, such as Figure 4 and Figure 5 As shown, the first retaining wall 4 in the present invention includes a plurality of first barrier layers 41 stacked in sequence, and the second retaining wall 5 includes a plurality of second barrier layers 51 stacked in sequence.
[0090] By setting a plurality of first barrier layers 41 to form the first barrier wall 4 and setting a plurality of second barrier layers 51 to form the second barrier wall 5, the thickness of the first barrier wall 4 and the second barrier wall 5 can be effectively increased, the vertical distance between the first barrier wall 4 and the substrate 1 can be increased, and the vertical distance between the second barrier wall 5 and the substrate 1 can be increased, which is beneficial to ensure the blocking and leveling effects on the organic layer 32 in the encapsulation layer 3 and ensure the good encapsulation effect of the encapsulation layer 3.
[0091] In some examples, such as Figure 4 and Figure 5 As shown, at least one of the above-mentioned multi-layer first barrier layers 41 is respectively connected to at least one of the multi-layer second barrier layers 51, and the orthographic projection of the gap between the first barrier wall 4 and the second barrier wall 5 on the substrate 1 overlaps with the orthographic projection of the connected part on the substrate 1.
[0092] Exemplarily, at least one of the multiple first barrier layers 41 is connected to at least one of the multiple second barrier layers 51, which means that among the same number of first barrier layers 41 and second barrier layers 51, the first barrier layers 41 and second barrier layers 51 located at the same position are connected to each other and form an integrated structure, and the first barrier layers 41 and second barrier layers 51 that are connected to each other can be arranged in the same layer. After at least one of the multiple first barrier layers 41 is connected to at least one of the multiple second barrier layers 51, it means that a part of the first retaining wall 4 and a part of the second retaining wall 5 are shared, and the first retaining wall 4 and the second retaining wall 5 are integrated in a macroscopic sense, rather than independent.
[0093] For example, Figure 5 As shown, the first retaining wall 4 includes three layers of first barrier layers 41 stacked in sequence, and the second retaining wall 5 includes four layers of second barrier layers 51 stacked in sequence. In the direction perpendicular to the substrate 1 and away from the substrate 1, the first layer of the first barrier layer 41 and the first layer of the second barrier layer 51 are connected to form an integral structure; the second layer of the first barrier layer 41 and the second layer of the second barrier layer 51 are connected to form an integral structure. The gap between the first retaining wall 4 and the second retaining wall 5 is formed by the third layer of the first barrier layer 41 in the first retaining wall 4 and the third layer of the second barrier layer 51 and the fourth layer of the second barrier layer 51 in the second retaining wall 5. The orthographic projection of the portion of the first layer of the first barrier layer 41 and the first layer of the second barrier layer 51 connected on the substrate 1, the orthographic projection of the portion of the second layer of the first barrier layer 41 and the second layer of the second barrier layer 51 connected on the substrate 1, and the orthographic projection of the gap between the first retaining wall 4 and the second retaining wall 5 on the substrate 1 overlap. The step difference between the first retaining wall 4 and the gap is the thickness of the third first barrier layer 41 , and the step difference between the second retaining wall 5 and the gap is the sum of the thicknesses of the third second barrier layer 51 and the fourth second barrier layer 51 .
[0094] For example, Figure 4As shown, the first retaining wall 4 includes five layers of first barrier layers 41 stacked in sequence, and the second retaining wall 5 includes six layers of second barrier layers 51 stacked in sequence. In the direction perpendicular to the substrate 1 and away from the substrate 1, the first layer of the first barrier layer 41 and the first layer of the second barrier layer 51 are connected to form an integral structure; the second layer of the first barrier layer 41 and the second layer of the second barrier layer 51 are connected to form an integral structure; the third layer of the first barrier layer 41 and the third layer of the second barrier layer 51 are connected to form an integral structure; the fourth layer of the first barrier layer 41 and the fourth layer of the second barrier layer 51 are connected to form an integral structure. The gap between the first retaining wall 4 and the second retaining wall 5 is formed by the fifth layer of the first barrier layer 41 in the first retaining wall 4 and the fifth layer of the second barrier layer 51 and the sixth layer of the second barrier layer 51 in the second retaining wall 5. The orthographic projections of the connected portion of the first barrier layer 41 and the first barrier layer 51 on the substrate 1, the orthographic projections of the connected portion of the second barrier layer 41 and the second barrier layer 51 on the substrate 1, the orthographic projections of the connected portion of the third barrier layer 41 and the third barrier layer 51 on the substrate 1, the orthographic projections of the connected portion of the fourth barrier layer 41 and the fourth barrier layer 51 on the substrate 1, and the orthographic projections of the gap between the first barrier wall 4 and the second barrier wall 5 on the substrate 1 overlap. The step difference between the first barrier wall 4 and the gap is the thickness of the fifth barrier layer 41, and the step difference between the second barrier wall 5 and the gap is the sum of the thicknesses of the fifth barrier layer 51 and the sixth barrier layer 51.
[0095] After increasing the vertical distance between the first retaining wall 4 and the substrate 1 and the vertical distance between the second retaining wall 5 and the substrate 1, the size of the gap between the first retaining wall 4 and the second retaining wall 5 in the direction perpendicular to the substrate 1 will also increase. By connecting at least one layer of the multi-layer first barrier layer 41 with at least one layer of the multi-layer second barrier layer 51, the step difference between the first retaining wall 4 and the gap can be reduced, and the step difference between the second retaining wall 5 and the gap can be reduced.
[0096] In some examples, the signal transmission line 400 in the display device 1000 is prepared and formed by a photolithography process. In the process of forming the signal transmission line 400 on the light-emitting side of the display substrate 100 (that is, the side of the encapsulation layer 3 away from the substrate 1), a deposition process can be used to form a conductive material film, and then a photoresist is coated on the side of the conductive material film away from the substrate 1, and then the photoresist is exposed and developed, and the conductive material film is patterned to obtain the signal transmission line 400. Since the signal transmission line 400 needs to pass through the frame area B to achieve electrical connection between the touch structure 200 and the touch driver chip 300, the orthographic projection of the signal transmission line 400 on the substrate 1 will overlap with the orthographic projection of the gap between the first retaining wall 4 and the second retaining wall 5 on the substrate 1, and the overlapping portion of the signal transmission line 400 is located in the gap (such as Fig. 9shown).
[0097] The present invention reduces the step difference between the first retaining wall 4 and the gap, as well as the step difference between the second retaining wall 5 and the gap. In the process of preparing the signal transmission line 400 by adopting the photolithography process, the thickness of the photoresist in the above-mentioned gap can be reduced. In this way, during the exposure and development of the photoresist, residual photoresist in the gap can be avoided. Furthermore, during the patterning of the conductive material film, the formation of conductive material residue can be avoided, thereby avoiding the short circuit of the signal transmission line 400 and improving the yield of the display device 1000.
[0098] Therefore, in the display substrate 100 provided by some embodiments of the present invention, after at least one pixel driving circuit 21 among the above-mentioned multiple second sub-pixels P2 is set in the border area B, a first blocking wall 4 composed of multiple layers of first blocking layers 41 and a second blocking wall 5 composed of multiple layers of second blocking layers 51 can be set in the border area B to achieve a blocking effect on a part of the encapsulation layer 3 and ensure the encapsulation effect of the encapsulation layer 3.
[0099] Moreover, by connecting at least one of the multiple first barrier layers 41 and at least one of the multiple second barrier layers 51, respectively, and making the orthographic projection of the gap between the first barrier wall 4 and the second barrier wall 5 on the substrate 1 overlap with the orthographic projection of the connected portion on the substrate 1, the step difference between the first barrier wall 4 and the gap can be effectively reduced, and the step difference between the second barrier wall 5 and the gap can be reduced. In this way, when the display substrate 100 is applied to the display device 1000, the conductive material residue of the signal transmission line 400 can be effectively avoided, thereby avoiding the short circuit of the signal transmission line 400, and improving the yield of the display device 1000.
[0100] In some embodiments, Figure 2 and Figure 3 As shown, the display substrate 100 further includes: a plurality of light-transmitting wires 6. The pixel driving circuit 21 located in the frame area B is electrically connected to the corresponding light-emitting device 22 through the light-transmitting wire 6. That is, one end of the light-transmitting wire 6 can extend into the frame area B and be electrically connected to the pixel driving circuit 21 (for example, electrically connected to the pixel driving circuit 21 through the connecting portion), and the other end can extend into the auxiliary display area A2 and be electrically connected to the corresponding light-emitting device 22. The pixel driving circuit 21 located in the frame area B provides a driving voltage to the corresponding light-emitting device 22 through the light-transmitting wire 6 to control the light-emitting state of the corresponding light-emitting device 22.
[0101] Exemplarily, the number of the light-transmitting conductive lines 6 may be equal to the number of the pixel driving circuits 21 located in the border area B.
[0102] In some examples, such as Figure 2 and Figure 3As shown, the display substrate 100 further includes: a plurality of planar layers 7 which are sequentially stacked and arranged between the pixel driving circuit 21 located in the frame area B in the second sub-pixel P2 and the light emitting device 22 located in the auxiliary display area A2.
[0103] Since the pixel driving circuit 21 is electrically connected to the corresponding light emitting device 22 via the light-transmitting wire 6 , an insulating layer needs to be provided between the pixel driving circuit 21 and the light-transmitting wire 6 , and an insulating layer needs to be provided between the light-transmitting wire 6 and the light-emitting device 22 .
[0104] In some examples, such as Figure 2 and Figure 3 As shown, at least one flat layer 7 (i.e., the insulating layer mentioned above) is disposed between the plurality of light-transmitting wires 6 and the pixel driving circuit 21. At least one flat layer 7 (i.e., the insulating layer mentioned above) is disposed between the plurality of light-transmitting wires 6 and the light-emitting device 22. In this way, the flatness and continuity of the light-transmitting wires 6 can be ensured.
[0105] The light-transmitting wire 6 may be formed of a conductive material with high light transmittance, for example, such as indium tin oxide (ITO), indium zinc oxide (IZO), or indium gallium zinc oxide (IGZO).
[0106] By using the light-transmitting wire 6 to connect the corresponding pixel driving circuit 21 and the light-emitting device 22 , it is beneficial to further improve the light transmittance of the portion of the display substrate 100 located in the auxiliary display area A2 and improve the working performance of the optical device 500 .
[0107] It should be noted that the number of the above-mentioned planar layers 7 is related to the arrangement of the light-transmitting conductive lines 6 .
[0108] In some examples, such as Figure 2 As shown, the plurality of light-transmitting wires 6 can be arranged in the same layer. The plurality of light-transmitting wires 6 are electrically connected to the pixel driving circuit 21 located in the frame area B and the light-emitting device 22 located in the auxiliary display area A2 respectively.
[0109] Here, the "same layer" mentioned in this article refers to a layer structure formed by using the same film-forming process to form a film layer for forming a specific pattern, and then using the same mask plate through a single patterning process. Depending on the specific pattern, a single patterning process may include multiple exposure, development or etching processes, and the specific pattern in the formed layer structure may be continuous or discontinuous, and these specific patterns may also be at different heights or have different thicknesses. In this way, the above-mentioned multiple light-transmitting wires 6 can be prepared and formed simultaneously in a single patterning process, which is conducive to simplifying the preparation process of the display substrate 100.
[0110] In this case, for example, only one flat layer 7 may be provided between the plurality of light-transmitting wires 6 and the pixel driving circuit 21. For example, only one flat layer 7 may be provided between the plurality of light-transmitting wires 6 and the light-emitting device 22. In this case, the display substrate 100 may include three flat layers 7 stacked in sequence.
[0111] In other examples, such as Figure 3 As shown, the plurality of light-transmitting wires 6 may be arranged in multiple layers, and each layer of light-transmitting wires 6 includes at least one light-transmitting wire 6. A flat layer 7 is arranged between two adjacent layers of light-transmitting wires 6.
[0112] Here, it is taken as an example that the plurality of light-transmitting wires 6 can be located in three layers.
[0113] In this case, among the three layers of light-transmitting wires 6, for example, one flat layer 7 may be provided between each two adjacent layers of light-transmitting wires 6. For example, only one flat layer 7 may be provided between a layer of light-transmitting wires 6 closest to the pixel driving circuit 21 and the pixel driving circuit 21. For example, only one flat layer 7 may be provided between a layer of light-transmitting wires 6 closest to the light-emitting device 22 and the light-emitting device 22. In this case, the display substrate 100 may include five flat layers 7 stacked in sequence.
[0114] It should be noted that, when the above-mentioned multiple light-transmitting wires 6 are arranged into three layers, the light-transmitting wires 6 in one layer can all be electrically connected to the light-emitting devices 22 that can emit red light, another layer of light-transmitting wires 6 can all be electrically connected to the light-emitting devices 22 that can emit green light, and the last layer of light-transmitting wires 6 can all be electrically connected to the light-emitting devices 22 that can emit blue light.
[0115] In some embodiments, Figure 2 and Figure 3 As shown, the display substrate 100 further includes: a pixel defining layer 8 arranged on a side of the multi-layer flat layer 7 away from the substrate 1 .
[0116] In some examples, the pixel defining layer 8 has a plurality of openings. At least a portion of a light emitting device 22 is disposed in each opening. By providing the pixel defining layer 8, the light emitting regions of each of the first sub-pixel P1 and the second sub-pixel P2 can be defined.
[0117] It is worth mentioning that there are many ways to arrange the multiple first barrier layers 41 included in the first barrier wall 4 and the multiple second barrier layers 51 included in the second barrier wall 5, and they can be selected according to actual needs.
[0118] In some examples, such as Figure 4 and Figure 5 As shown, the first barrier layer 41 farthest from the substrate 1 among the above-mentioned multiple layers of first barrier layers 41 can be disposed in the same layer as the pixel defining layer 8. The first barrier layers 41 other than the first barrier layer 41 farthest from the substrate 1 among the multiple layers of first barrier layers 41 can be disposed in the same layer as a part of the planarization layers 7 among the above-mentioned multiple layers of planarization layers 7.
[0119] Here, a part of the flat layers 7 among the plurality of flat layers 7 refers to some layers of the flat layers 7 among the plurality of flat layers 7 .
[0120] In some examples, such as Figure 4 and Figure 5 As shown, the second barrier layer 51 farthest from the substrate 1 among the multi-layer second barrier layers 51 can be disposed in the same layer as the pixel defining layer 8. The second barrier layers 51 other than the second barrier layer 51 farthest from the substrate 1 among the multi-layer second barrier layers 51 can be disposed in the same layer as the multi-layer planarization layer 7.
[0121] For example, Figure 4 As shown, in the case where the multi-layer flat layer 7 includes five flat layers 7 stacked in sequence, the first retaining wall 4 may include, for example, five barrier layers 41 , and the second retaining wall 5 may include, for example, six barrier layers 51 .
[0122] For example, along the direction perpendicular to the substrate 1 and away from the substrate 1 , the first four first barrier layers 41 can be arranged in the same layer with the first four planar layers 7 in sequence, but not in the same layer with the fifth planar layer 7 ; the first five second barrier layers 51 can be arranged in the same layer with the five planar layers 7 in sequence.
[0123] Furthermore, if Figure 4 and Figure 5 As shown, at least one first barrier layer 41 in the above-mentioned multi-layer first barrier layer 41 connected to the multi-layer second barrier layer 51 is disposed in the same layer as the corresponding flat layer 7. At this time, the corresponding second barrier layer 51 is also disposed in the same layer as the corresponding flat layer 7.
[0124] For example, Figure 3 and Figure 4 In the case where the multi-layer flat layer 7 includes five flat layers 7 stacked in sequence, the first retaining wall 4 may include, for example, five barrier layers 41 , and the second retaining wall 5 may include, for example, six barrier layers 51 .
[0125] For example, along the direction perpendicular to the substrate 1 and away from the substrate 1, the first four first barrier layers 41 can be disposed in the same layer as the first four flat layers 7 in sequence, but not disposed in the same layer as the fifth flat layer 7; the first five second barrier layers 51 can be disposed in the same layer as the five flat layers 7 in sequence. The first four first barrier layers 41 and the first four second barrier layers 51 are connected to each other.
[0126] In some examples, such as Figure 4 As shown, the first barrier layer 41 farthest from the substrate 1 among the multiple first barrier layers 41 is overlapped on the first barrier layer 41 farthest from the substrate 1 among the multiple first barrier layers 41 .
[0127] For example, Figure 4 As shown, the fifth first barrier layer 41 disposed on the same layer as the pixel defining layer 8 is overlapped on the fourth first barrier layer 41 disposed on the same layer as the fourth planarizing layer 7 .
[0128] In some examples, such as Figure 4 As shown, the second barrier layer 51 farthest from the substrate 1 among the above-mentioned multi-layer second barrier layers 51 overlaps the second barrier layer 51 farthest from the substrate 1 among the multi-layer second barrier layers 51, and covers at least a portion of the second barrier layer 51 among the multi-layer second barrier layers 51 that is not connected to the multi-layer first barrier layer 41.
[0129] For example, Figure 4 As shown, the sixth second barrier layer 51 disposed on the same layer as the pixel defining layer 8 and the fifth first barrier layer 41 disposed on the same layer as the pixel defining layer 8 are not connected. The sixth second barrier layer 51 overlaps the fifth second barrier layer 51 and covers part or all of the fifth second barrier layer 51.
[0130] The fifth second barrier layer 51, for example, covers the fourth second barrier layer by about 5 μm. When the sixth second barrier layer 51 covers the entire fifth second barrier layer 51, the sixth second barrier layer 51, for example, exceeds the fifth second barrier layer by about 5 μm. This is beneficial to reduce the slope angle.
[0131] In some embodiments, Figure 5 As shown, the display substrate 100 further includes a barrier layer 9 .
[0132] In some examples, such as Figure 5As shown, one end of the barrier layer 9 extends between two adjacent first barrier layers 41 in the multi-layer first barrier layer 41, and the other end of the barrier layer 9 extends between two adjacent flat layers 7 in the multi-layer flat layer 7, and the first barrier layer 41 overlapped by one end of the barrier layer 9 and the flat layer 7 overlapped by the other end of the barrier layer 9 are arranged in the same layer.
[0133] In the process of preparing the display substrate 100, the thin films are formed in sequence, wherein the thin films formed earlier are close to the substrate 1, and the thin films formed later are away from the substrate 1. That is, the barrier layer 9 is formed later than the first barrier layer 41 and the planar layer 7 it overlaps.
[0134] By setting the barrier layer 9, not only can the barrier layer 9 be used to reduce the step difference between the first retaining wall 4 and the multi-layer flat layer 7 and reduce the step difference change rate, but the barrier layer 9 can also be used to block the first barrier layer 41 and the first flat layer 7 to avoid contact between the two and thus form a water-oxygen channel, thereby preventing water vapor from entering the display area A, which is beneficial to improving the water vapor blocking ability and avoiding packaging failure caused by water vapor entering the display area A.
[0135] In some examples, the barrier layer 9 is disposed in the same layer as at least one of the plurality of light-transmitting conductive lines 6 .
[0136] That is, when the plurality of light-transmitting wires 6 are located in the same layer, the barrier layer 9 can be disposed in the same layer as the plurality of light-transmitting wires 6. When the plurality of light-transmitting wires 6 are located in multiple layers, the barrier layer 9 can be disposed in the same layer as one of the layers of light-transmitting wires 6. This is conducive to simplifying the method for preparing the display substrate 100.
[0137] In some examples, such as Figure 5 As shown, the orthographic projection of the first barrier layer 41 farthest from the substrate 1 among the multiple first barrier layers 41 on the substrate 1 is within the orthographic projection range of the first barrier layer 41 farthest from the substrate 1 among the multiple first barrier layers 41 on the substrate 1. At this time, the orthographic projection area of the first barrier layer 41 farthest from the substrate 1 on the substrate 1 is smaller than the orthographic projection area of the first barrier layer 41 farthest from the substrate 1 on the substrate 1, and the first barrier layer 41 farthest from the substrate 1 only covers a portion of the first barrier layer 41 farthest from the substrate 1 on the substrate 1.
[0138] In some examples, the orthographic projection of the flat layer 7 on the other end of the barrier layer 9 away from the substrate 1 on the substrate 1 is tangent to or overlaps with the orthographic projection of the first barrier layer 41 overlapped by one end of the barrier layer 9 on the substrate 1 .
[0139] In this way, the transition step difference of the thin film included in the display substrate 100 from the frame area B to the display area A can be small, thereby ensuring the yield of the signal transmission line 400 formed subsequently.
[0140] Some embodiments of the present invention provide a display device 1000 including the display substrate 100 as described in any of the above embodiments.
[0141] The beneficial effects that can be achieved by the display device 1000 are the same as the beneficial effects that can be achieved by the display substrate 100 , and will not be described in detail herein.
[0142] The touch control structure 200 included in the display device 1000 may have various structures, which may be selected and set according to actual needs.
[0143] In some examples, such as Figure 7 As shown, the touch control structure 200 may include: a plurality of conductive bridges arranged in an array, and a plurality of rows of first touch control sub-electrodes. Each row of first touch control sub-electrodes includes a plurality of first touch control sub-electrodes arranged at intervals along a first direction X. Figure 8 As shown, in each row of first touch sub-electrodes, every two adjacent first touch sub-electrodes are electrically connected to a conductive bridge through a via hole, so that the multiple rows of first touch sub-electrodes and the multiple conductive bridges constitute multiple first touch electrodes.
[0144] The touch control structure 200 may further include: a plurality of second touch control electrodes extending along the second direction Y. Each second touch control electrode includes a plurality of second touch control sub-electrodes connected in series. Exemplarily, each second touch control electrode is an integrated structure.
[0145] Each first touch control electrode is electrically connected to the touch control driving chip 500 via a signal transmission line 400 , and each second touch control electrode is electrically connected to the touch control driving chip 500 via a signal transmission line 400 .
[0146] Exemplarily, the signal transmission line 400 included in the display device 1000 may be disposed in the same layer as the conductive bridge, which is helpful to simplify the manufacturing process of the display device 1000.
[0147] In some embodiments, the display device 1000 may be any product or component with a display function, such as a mobile phone, a tablet computer, a television, a monitor, a laptop computer, a digital photo frame, a navigator, or the like.
[0148] The above is only a specific embodiment of the present disclosure, but the protection scope of the present disclosure is not limited thereto. Any changes or substitutions that can be thought of by any person skilled in the art within the technical scope disclosed in the present disclosure should be included in the protection scope of the present disclosure. Therefore, the protection scope of the present disclosure should be based on the protection scope of the claims.
Claims
1. A display substrate, characterized in that: The display substrate has a display area and a frame area; the display area includes a main display area and an auxiliary display area; the display substrate includes: substrate; A plurality of first sub-pixels and a plurality of second sub-pixels are arranged on one side of the substrate; the plurality of first sub-pixels are located in the main display area; each second sub-pixel comprises a pixel driving circuit and a light-emitting device located on a side of the pixel driving circuit away from the substrate and electrically connected to the pixel driving circuit; the light-emitting device is located in the auxiliary display area, and at least one pixel driving circuit is located in the border area; An encapsulation layer is disposed on a side of the plurality of first sub-pixels and the plurality of second sub-pixels away from the substrate; and A first retaining wall and a second retaining wall are located in the border area; the second retaining wall is away from the display area relative to the first retaining wall, and the first retaining wall is away from the display area relative to the at least one pixel driving circuit; the vertical distance between the second retaining wall and the substrate is greater than the vertical distance between the first retaining wall and the substrate; the first retaining wall and the second retaining wall are used to block a part of the encapsulation layer; Among them, the first retaining wall includes a plurality of first barrier layers stacked in sequence, and the second retaining wall includes a plurality of second barrier layers stacked in sequence; at least one layer of the plurality of first barrier layers is respectively connected to at least one layer of the plurality of second barrier layers, and the orthographic projection of the gap between the first retaining wall and the second retaining wall on the substrate overlaps with the orthographic projection of the connected part on the substrate.
2. The display substrate according to claim 1, characterized in that: The display substrate further includes: a plurality of planar layers disposed between the pixel driving circuit and the light emitting device and stacked in sequence; and A pixel defining layer disposed on a side of the multi-layer planar layer away from the substrate; Among them, the first barrier layers other than the first barrier layer farthest from the substrate in the multiple layers are respectively arranged in the same layer as a part of the planar layers in the multiple layers; the first barrier layer farthest from the substrate in the multiple layers is arranged in the same layer as the pixel defining layer; The second barrier layers except the second barrier layer farthest from the substrate among the multiple layers of second barrier layers are respectively arranged in the same layer as the multiple layers of planarization layers; the second barrier layer farthest from the substrate among the multiple layers of second barrier layers is arranged in the same layer as the pixel defining layer.
3. The display substrate according to claim 2, characterized in that: At least one first barrier layer in the plurality of first barrier layers connected to the plurality of second barrier layers is disposed in the same layer as the corresponding flat layer; A first barrier layer farthest from the substrate among the multiple first barrier layers overlaps a first barrier layer farthest from the substrate among the multiple first barrier layers; The second barrier layer farthest from the substrate among the multiple layers of second barrier layers overlaps the second barrier layer farthest from the substrate among the multiple layers of second barrier layers, and covers at least a portion of the second barrier layers among the multiple layers of second barrier layers that are not connected to the multiple layers of first barrier layers.
4. The display substrate according to claim 2, characterized in that: The display substrate further comprises: a plurality of light-transmitting wires; The pixel driving circuit located in the frame area is electrically connected to the corresponding light-emitting device through a light-transmitting wire; At least one flat layer is arranged between the plurality of light-transmitting wires and the pixel driving circuit; at least one flat layer is arranged between the plurality of light-transmitting wires and the light-emitting device.
5. The display substrate according to claim 4, characterized in that: The plurality of light-transmitting wires are located in multiple layers, and each layer of light-transmitting wires includes at least one light-transmitting wire; A flat layer is arranged between two adjacent layers of light-transmitting conductive wires.
6. The display substrate according to claim 4, characterized in that: The display substrate further comprises: a barrier layer; One end of the barrier layer extends between two adjacent first barrier layers in the multi-layer first barrier layers, and the other end of the barrier layer extends between two adjacent flat layers in the multi-layer flat layers; The first barrier layer overlapped by one end of the barrier layer is arranged in the same layer as the flat layer overlapped by the other end of the barrier layer.
7. The display substrate according to claim 6, characterized in that: The orthographic projection of a first barrier layer farthest from the substrate among the multiple first barrier layers on the substrate is located within the orthographic projection range of a first barrier layer farthest from the substrate among the multiple first barrier layers on the substrate; The orthographic projection of the flat layer on one side of the substrate away from the other end of the barrier layer on the substrate is tangent to or overlaps with the orthographic projection of the first barrier layer overlapped with one end of the barrier layer on the substrate.
8. The display substrate according to claim 6, characterized in that: The barrier layer is disposed in the same layer as at least one of the plurality of light-transmitting conductive lines.
9. The display substrate according to claim 1, characterized in that: The encapsulation layer comprises: a first inorganic layer; an organic layer disposed on a side of the first inorganic layer away from the substrate; and a second inorganic layer disposed on a side of the organic layer away from the substrate; Wherein, the first retaining wall and the second retaining wall are used to block the organic layer; The first inorganic layer covers the first retaining wall and the second retaining wall, and the second inorganic layer covers the first retaining wall and the second retaining wall.
10. A display device, characterized in that: include: The display substrate according to any one of claims 1 to 9, wherein the frame area of the display substrate comprises a binding area; A touch structure is arranged on the light-emitting side of the display substrate; the touch structure is located in the display area of the display substrate; A touch control driver chip disposed in the binding area; A plurality of signal transmission lines electrically connected to the touch control structure and the touch control driving chip; the orthographic projections of the plurality of signal transmission lines on the substrate of the display substrate overlap with the orthographic projections of the gaps between the first retaining wall and the second retaining wall of the display substrate on the substrate; as well as, An optical device is arranged on a side of the display substrate away from the touch control structure; the optical device is located in an auxiliary display area of the display substrate.
Citation Information
Patent Citations
Flexible display panel and preparation method thereof
CN112018131A
Array substrate and display device
CN210379052U