Acceleration module debugging system, method and equipment and computer readable storage medium

Through the combination of protocol conversion components and switching components, the problem of poor stability of remote debugging of OAM modules is solved, and more efficient accelerated module debugging is achieved, ensuring efficient operation of the AI ​​server.

CN119201726APending Publication Date: 2024-12-27INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF 0 Cites 1 Cited by

Patent Information

Application Number
CN202411310484.X
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-09-19
Publication Date
2024-12-27

AI Technical Summary

Technical Problem

Traditional PCIe cards cannot meet the needs of AI load, and the remote debugging of OAM modules is poor, which affects debugging efficiency.

Method used

Multiple protocol conversion components and switching components are used to connect to protocol conversion and transmission channels to realize remote debugging of accelerated modules and improve the stability and efficiency of debugging signals.

Benefits of technology

Improves the stability and efficiency of the remote debugging process, and ensures effective connection and debugging of the target acceleration module through reliable hardware channels.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119201726A_ABST
    Figure CN119201726A_ABST
Patent Text Reader

Abstract

The invention discloses an acceleration module debugging system, method and device and a computer readable storage medium, relates to the field of servers, and aims to solve the problem that the remote debugging efficiency of an acceleration module through a substrate management controller is low. The first protocol conversion component is used for converting the initial debugging signal from a current protocol to a first target protocol used by a debugging interface of the acceleration module, and obtaining and outputting a first target debugging signal; and the switching component is used for controlling a transmission channel between the target protocol conversion component corresponding to the target switching signal and the target acceleration module to be communicated so as to remotely debug the acceleration module according to a first target debugging signal output by the target protocol conversion component. The stability of the remote debugging process can be improved, and the debugging efficiency is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of servers, and in particular to an acceleration module debugging system, method, device and computer-readable storage medium. Background Art

[0002] With the increasing demand for servers in various industries, especially the significant growth in the demand for AI (Artificial Intelligence) servers, the traditional PCIe (Peripheral Component Interconnect Express) CEM (Card Electromechanical) cards cannot meet the needs of AI loads. Therefore, OAI (Open Accelerator Infrastructure) / OAM (Open Compute Project Accelerator Module) technology applications are born. The OAM module is combined with UBB (Universal Baseboard) to provide AI servers with higher bandwidth and data / model parallel interconnection flexibility, playing a key role in machine learning, deep learning and high-performance computing. At present, by adding a BMC (Baseboard Management Controller) chip to the UBB board, the BMC chip converts the debug signal sent by the host end into a protocol and sends it to the OAM module, thereby realizing the remote debugging function of the OAM module. However, the BMC chip itself is not stable enough and is prone to hang problems, which affects the debugging efficiency.

[0003] Therefore, how to provide a solution to the above technical problems is a problem that those skilled in the art need to solve at present. Summary of the invention

[0004] The purpose of the present invention is to provide an acceleration module debugging system, method, device and computer-readable storage medium, which can improve the stability of the remote debugging process and improve the debugging efficiency.

[0005] In order to solve the above technical problems, the present invention provides an acceleration module debugging system, comprising:

[0006] A plurality of first protocol conversion components, wherein the first protocol conversion components are used to convert an initial debugging signal from a current protocol into a first target protocol used by a debugging interface of the acceleration module, obtain a first target debugging signal and output it; the initial debugging signal is a debugging signal sent by the host end;

[0007] A switching component is used to control the transmission channel between the target protocol conversion component and the target acceleration module corresponding to the target switching signal, so as to remotely debug the acceleration module according to the first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each of the first protocol conversion components. Among them, the multiple first protocol conversion components include:

[0008] A first conversion component, used for converting the initial debugging signal output by the host end from a current protocol to a first target protocol used by a debugging interface of an acceleration module;

[0009] The second conversion component is used to convert the initial debugging signal from the current protocol to the first target protocol used by the debugging interface of the acceleration module, parse the initial switching signal to obtain the target acceleration module and the target protocol conversion component, and obtain and output the target switching signal based on the target acceleration module and the target protocol conversion component; the initial switching signal is a switching signal sent by the host end.

[0010] Wherein, the target switching signal includes a first switching signal and a second switching signal;

[0011] The process of obtaining and outputting a target switching signal based on the target acceleration module and the target protocol conversion component includes:

[0012] Generate and output the first switching signal based on the target protocol conversion component;

[0013] Generate and output the second switching signal based on the target acceleration module;

[0014] The switching component includes a first switching module and a second switching module, wherein:

[0015] The first switching module comprises a first configuration end, a first output end and a plurality of first input ends, the plurality of first input ends of the first switching module are connected one-to-one with the plurality of target protocol conversion components, the output end of the first switching module is connected with the second input end of the second switching module, and the first switching module is used to receive the first switching signal through the first configuration end, and control the first output end to be connected with the first input end corresponding to the first switching signal;

[0016] The second switching module includes a second configuration end, a second input end and multiple second output ends. The multiple second output ends of the second switching module are connected one-to-one with the multiple acceleration modules. The second switching module is used to receive the second switching signal through the second configuration end to control the second input end to be connected with the second output end corresponding to the second switching signal.

[0017] Among them, the host end is specifically used to determine the target protocol conversion component in each of the first protocol conversion components according to the in-place status of each of the first protocol conversion components, and determine the target acceleration module in each of the acceleration modules according to the debugging requirements.

[0018] Among them, it also includes:

[0019] A field debugging component, used to output a field presence signal and a second target debugging signal, generate and output a third switching signal based on the acceleration module to be tested, wherein the second target debugging signal is a signal supporting the first target protocol;

[0020] The second switching module is used to respond to the third switching signal and the second target debugging signal, and not respond to the first target debugging signal and the second switching signal when the field presence signal is detected.

[0021] Wherein, the switching component includes a storage module, and the storage module is used to pre-store the corresponding relationship between each switching signal, the first transmission channel, and the second transmission channel, the first transmission channel is the transmission channel between the first protocol conversion component and the acceleration module, and the second transmission channel is the transmission channel between the field debugging component and the acceleration module;

[0022] The process of controlling the transmission channel connection between the target protocol conversion component corresponding to the target switching signal and the target acceleration module includes:

[0023] After receiving the target switching signal, calling the corresponding relationship, and controlling the first transmission channel corresponding to the target switching signal to be connected based on the corresponding relationship;

[0024] The process of responding to the third switching signal includes:

[0025] After the third switching signal is received, the corresponding relationship is called, and the second transmission channel corresponding to the third switching signal is controlled to be connected based on the corresponding relationship.

[0026] Wherein, the acceleration module debugging system also includes:

[0027] The hub is used to receive an initial debugging signal sent by a host end through an upstream interface, and output the initial debugging signal through a plurality of downstream ports respectively.

[0028] Among them, it also includes:

[0029] A second protocol conversion component directly connected to the acceleration module is used to convert the initial debugging signal from the current protocol to a second target protocol that meets the debugging requirements of the acceleration module, obtain a third target debugging signal and output it to the acceleration module, so as to remotely debug the acceleration module according to the third target debugging signal output by the second protocol conversion component; the second target protocol is different from the first target protocol.

[0030] In order to solve the above technical problems, the present invention also provides an acceleration module debugging method, comprising:

[0031] Using each of the plurality of first protocol conversion components to convert the initial debugging signal from the current protocol to the first target protocol used by the debugging interface of the acceleration module, obtaining and outputting the first target debugging signal; the initial debugging signal is a debugging signal sent by the host end;

[0032] A switching component is used to control the transmission channel connection between a target protocol conversion component and a target acceleration module corresponding to a target switching signal, so as to remotely debug the acceleration module according to a first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each of the first protocol conversion components.

[0033] In order to solve the above technical problems, the present invention also provides a computer program product, including a computer program / instruction, which implements the steps of the acceleration module debugging method described above when executed by a processor.

[0034] In order to solve the above technical problems, the present invention also provides a computer-readable storage medium, on which a computer program is stored. When the computer program is executed by a processor, the steps of the acceleration module debugging method described above are implemented.

[0035] The present invention provides an acceleration module debugging system, wherein each first protocol conversion component receives an initial debugging signal sent by a host end in parallel, and the host end can obtain the in-place status of each first protocol conversion component, and implement switching of the protocol conversion component according to the in-place status, and each first protocol conversion component can be selectively connected with each acceleration module through a switching component, so as to transmit the first target debugging signal output by the target protocol conversion component to the target acceleration module through the corresponding transmission channel, thereby implementing remote debugging of the target acceleration module, and the hardware channel reliability is higher, thereby improving the stability of the remote debugging process and improving the debugging efficiency. The present invention also provides an acceleration module debugging method, an electronic device, and a computer-readable storage medium, which have the same beneficial effects as the above-mentioned acceleration module debugging system. BRIEF DESCRIPTION OF THE DRAWINGS

[0036] In order to more clearly illustrate the embodiments of the present invention, the following briefly introduces the drawings required for use in the embodiments. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying creative work.

[0037] Figure 1 This is a structural schematic diagram of the first acceleration module debugging system provided by the present invention;

[0038] Figure 2 This is a structural schematic diagram of the second needle acceleration module debugging system provided by the present invention;

[0039] Figure 3 A flowchart of the steps of an acceleration module debugging method provided by the present invention;

[0040] Figure 4 This is a schematic diagram of the structure of a computer-readable storage medium provided by the present invention. DETAILED DESCRIPTION

[0041] The core of the present invention is to provide an acceleration module debugging system, method, device and computer-readable storage medium, which can improve the stability of the remote debugging process and improve the debugging efficiency.

[0042] In order to make the purpose, technical solution and advantages of the embodiments of the present invention clearer, the technical solution in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.

[0043] First, please refer to Figure 1 The present invention provides an acceleration module debugging system, comprising:

[0044] A plurality of first protocol conversion components 1, wherein the first protocol conversion component 1 is used to convert an initial debugging signal from a current protocol to a first target protocol used by a debugging interface of the acceleration module, obtain a first target debugging signal and output it;

[0045] The switching component 2 is used to control the connectivity of the transmission channel between the target protocol conversion component and the target acceleration module corresponding to the target switching signal, so as to remotely debug the acceleration module according to the first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each first protocol conversion component 1.

[0046] As an optional embodiment, the acceleration module debugging system further includes a hub 3, which is used to receive an initial debugging signal sent by the host end through an uplink interface and output the initial debugging signal through a plurality of downlink ports respectively.

[0047] It can be understood that the hub 3 is used to expand an interface into a multi-channel interface to facilitate the connection of more devices, including but not limited to the USB hub 3. The USB hub 3 is a device that connects multiple USB devices and is used to expand a USB port into multiple ports to facilitate the connection of multiple USB devices. In this embodiment, the interface in the hub 3 used to receive the initial debugging signal sent by the host end is determined as the upstream interface, and the interface connected to the protocol switching component 2 is determined as the downstream interface. Figure 1 As shown, the acceleration module debugging system also includes a high-speed connector for connecting the acceleration module debugging system and the host side so as to receive an initial debugging signal output by a baseboard management controller (HOST BMC) of the host side, and the initial debugging signal is a signal supporting the USB protocol.

[0048] Considering that the debugging interface of the acceleration module and the interface protocol used by the host are different, the present embodiment further provides a plurality of first protocol conversion components 1, each of which is used to perform protocol conversion on the initial debugging signal sent by the host so as to match the debugging interface of the acceleration module, thereby realizing an effective debugging function. Specifically, assuming that the current protocol of the initial debugging signal sent by the host is the USB protocol, the first protocol conversion component 1 converts the USB protocol into the first target protocol supported by the debugging interface of the acceleration module to obtain the first target debugging signal. The first target protocol includes but is not limited to the JTAG (Joint Test Action Group) protocol, etc. The acceleration module in the present embodiment may specifically be an OAM module.

[0049] In this embodiment, a switching component 2 is also provided, and each first protocol conversion component 1 is selectively connected to each acceleration module through the switching component 2, and the switching component 2 provides a hardware transmission channel with higher reliability between the first protocol conversion component 1 and the acceleration module, thereby further improving the stability and reliability of the debugging process. Specifically, the switching component 2 includes multiple input terminals and multiple output terminals, and the multiple input terminals of the switching component 2 are connected to multiple first protocol conversion components 1 in a one-to-one correspondence, and the multiple output terminals of the switching component 2 are connected to multiple acceleration modules in a one-to-one correspondence, and each input terminal is selectively connected to any output terminal, and the switching component 2 can determine the target protocol conversion component and the target acceleration module according to the received target switching signal, and the switching component 2 controls the transmission channel between its own target input terminal and the target output terminal to be connected, wherein the target input terminal is the input terminal connected to the target protocol conversion component on the switching component 2, and the target output terminal is the output terminal connected to the target acceleration module on the switching component 2, and after the target input terminal and the target output terminal are controlled to be connected, the first target debugging signal output by the target switching component 2 can be transmitted to the target acceleration module, thereby realizing remote debugging of the target acceleration module.

[0050] It can be understood that the in-place state includes a first state and a second state, the first state is used to indicate that the first protocol conversion component 1 is in place, and the second state is used to indicate that the first protocol conversion component 1 is not in place. In this embodiment, the target protocol conversion component is selected from the first protocol conversion component 1 whose in-place state is the first state, and the debugging requirements include the specific one or more acceleration modules among the multiple acceleration modules that currently need to be debugged, as well as specific debugging content, such as hardware debugging, software debugging, function verification, etc.

[0051] It can be seen that in this embodiment, each first protocol conversion component receives the initial debugging signal sent by the host end in parallel. The host end can obtain the in-place status of each first protocol conversion component and switch the protocol conversion component according to the in-place status. Each first protocol conversion component can be selectively connected to each acceleration module through a switching component, so as to transmit the first target debugging signal output by the target protocol conversion component to the target acceleration module through the corresponding transmission channel, thereby realizing remote debugging of the target acceleration module. The hardware channel has higher reliability, thereby improving the stability of the remote debugging process and improving the debugging efficiency.

[0052] Based on the above embodiments:

[0053] In an exemplary embodiment, please refer to Figure 2 The multiple downstream ports of the hub 3 include a first port and a second port, and the hub 3 is also used to output the initial switching signal sent by the host end through the second port. The multiple first protocol conversion components 1 include:

[0054] A first conversion component 11 connected to the first port of the hub 3, used to convert the initial debugging signal output by the first port from the current protocol to the first target protocol used by the debugging interface of the acceleration module;

[0055] The second conversion component 12 connected to the second port of the hub 3 is used to convert the initial debugging signal output by the second port from the current protocol to the first target protocol used by the debugging interface of the acceleration module, parse the initial switching signal output by the second port to obtain the target acceleration module and the target protocol conversion component, and obtain the target switching signal based on the target acceleration module and the target protocol conversion component and output it.

[0056] In this embodiment, the plurality of first protocol conversion components include a first conversion component 11 and a second conversion component 12, wherein the first conversion component 11 and the second conversion component 12 are mutually redundant. In this embodiment, the first conversion component 11 mainly realizes the protocol conversion function, and the second conversion component 12 realizes the protocol conversion function on the one hand, and realizes the parsing work of the initial switching signal sent by the host end on the other hand. In this embodiment, the transmission channel where the first conversion component 11 is located is the default transmission channel. When the host end detects that the in-position state of the first conversion component 11 is the second state, it switches to the transmission channel where the second conversion component 12 is located to transmit the first target debugging signal, thereby ensuring that when the default protocol conversion component is abnormal, the debugging of the acceleration module can be completed by the standby protocol conversion component, thereby improving the debugging efficiency. As an optional embodiment, the first conversion component 11 can be implemented by a USB-JTAG conversion chip, and the second conversion component 12 can be implemented by a BMC, relying on a hardware channel with higher reliability, improving the stability of the debugging process, and reducing the dependence of the remote debug function on the UBB BMC firmware, while ensuring that the USB communication between the HOST BMC and the UBB BMC is not affected.

[0057] In an exemplary embodiment, if Figure 2 As shown, the target switching signal includes a first switching signal and a second switching signal;

[0058] The process of obtaining and outputting the target switching signal based on the target acceleration module and the target protocol conversion component includes:

[0059] Generate and output a first switching signal based on the target protocol conversion component;

[0060] Generate and output a second switching signal based on the target acceleration module;

[0061] The switching component 2 includes a first switching module 21 and a second switching module 22, wherein:

[0062] The first switching module 21 includes a first configuration terminal, a first output terminal and a plurality of first input terminals. The plurality of first input terminals of the first switching module 21 are connected one-to-one with the plurality of target protocol conversion components. The output terminal of the first switching module 21 is connected with the second input terminal of the second switching module 22. The first switching module 21 is used to receive a first switching signal through the first configuration terminal, and control the first output terminal to be connected with the first input terminal corresponding to the first switching signal.

[0063] The second switching module 22 includes a second configuration end, a second input end and multiple second output ends. The multiple second output ends of the second switching module 22 are connected to the multiple acceleration modules in a one-to-one correspondence. The second switching module 22 is used to receive a second switching signal through the second configuration end to control the second input end to be connected to the second output end corresponding to the second switching signal.

[0064] In this embodiment, the switching component 2 includes a first switching module 21 and a second switching module 22. The first switching module 21 may be a multiplexer for selectively connecting one of a plurality of input signals to a single output terminal. The second switching module 22 may be implemented by a CPLD (Complex Programmable Logic Device), such as Figure 2 As shown, the first switching module 21 includes two first input terminals, which are respectively marked as M0 and M1, wherein M0 is connected to the first conversion component 11, and M1 is connected to the second conversion component 12. The first switching module 21 also includes a first configuration terminal, which is marked as C1, and an output terminal, which is marked as O1. C1 is connected to the second conversion component 12 and is used to receive the first switching signal output by the second conversion component 12. The first switching module 21 controls M0 to be connected to O1 or controls M1 to be connected to O1 according to the first switching signal. Exemplarily, assuming that the first switching signal is 0, M0 is controlled to be connected to O1. Assuming that the first switching signal is 1, M1 is controlled to be connected to O1, thereby realizing the selection of the signal source of the first target debugging signal. The second switching module 22 includes multiple second output terminals, and the multiple second output terminals are respectively connected to the debugging interfaces of multiple acceleration modules, such as Figure 2As shown, assuming that there are multiple acceleration modules, 16 second output terminals are required to output 16 groups of JTAG signals (OAM[7:0]_H_JTAG and OAM[7:0]_L_JTAG). The second input terminal of the second switching module 22 is connected to the first output terminal of the first switching module 21, and the second input terminal is controlled to be connected to a corresponding second output terminal according to the second switching signal received by the second configuration terminal, so as to realize the switching of the above 16 groups of JTAG signals. In this embodiment, by constructing the switching component 2 through the multiplexer and the CPLD, different input sources can be selected according to the debugging requirements, and the selected signals can be output to the OAM module. This flexibility enables the debugging system to adapt to different application scenarios and requirements. In addition, the multiplexer and the CPLD respectively select the target protocol conversion component and the target acceleration module, which is convenient for more efficient allocation of resources, such as bandwidth, storage space or processor time, thereby improving the overall efficiency and performance of the debugging system. Through the MUX and the CPLD, the functions and connection capabilities of the system can be easily expanded. For example, new input signals or output interfaces can be added to support more devices and applications. When a part of the debugging system fails, the MUX and the CPLD can isolate the faulty part to avoid affecting the normal operation of the entire system, which helps to quickly locate and solve the problem.

[0065] In an exemplary embodiment, referring to Figure 2 , also includes:

[0066] A field debugging component 4 is used to output a field presence signal and a second target debugging signal, generate and output a third switching signal based on the acceleration module to be tested, and the second target debugging signal is a signal that supports the first target protocol;

[0067] The second switching module 22 is used for responding to the third switching signal and the second target debugging signal, but not responding to the first target debugging signal and the second switching signal, when the field presence signal is detected.

[0068] In this embodiment, the acceleration module debugging system also includes a field debugging component 4, which includes a field debugging tool and a field debugging connector provided on the UBB, and specifically, an XDP connector can be used. When the XDP connector is connected to the field debugging tool, the field debugging connector outputs a field presence signal. After the second switching module 22 detects the field presence signal, the acceleration module can be field debugged according to the third switching signal and the second target debugging signal output by the field debugging component 4. The third switching signal is used to achieve the transmission channel connection between the field debugging connector and the target acceleration module. It can be understood that the priority of field debugging is higher than the priority of remote debugging. Therefore, after the second switching module 22 detects the field presence signal, it will no longer respond to the signal corresponding to the remote debugging, thereby improving the security of debugging.

[0069] In an exemplary embodiment, the switching component 2 includes a storage module, which is used to pre-store the corresponding relationship between each switching signal, the first transmission channel, and the second transmission channel, the first transmission channel is the transmission channel between the first protocol conversion component 1 and the acceleration module, and the second transmission channel is the transmission channel between the field debugging component 4 and the acceleration module;

[0070] The process of controlling the transmission channel connection between the target protocol conversion component corresponding to the target switching signal and the target acceleration module includes:

[0071] When a target switching signal is received, the corresponding relationship is called, and the first transmission channel corresponding to the target switching signal is controlled to be connected based on the corresponding relationship;

[0072] The process of responding to the third switching signal includes:

[0073] When the third switching signal is received, the corresponding relationship is called, and the second transmission channel corresponding to the third switching signal is controlled to be connected based on the corresponding relationship.

[0074] In this embodiment, the correspondence between different switching signals and the first transmission channel and the second transmission channel is pre-stored in the switching component 2. After receiving the corresponding switching signals such as the second switching signal and the third switching signal, the corresponding transmission channels can be controlled to be connected according to the second switching signal, the third switching signal and the above-mentioned correspondence.

[0075] As another optional embodiment, considering that the switching signals generated by remote debugging and on-site debugging may be different, such as the second switching signal may be represented in the form of 1, 2, 3, 4..., and the second switching signal may be represented in the form of 0000, 0001, 0002..., therefore, this embodiment can pre-store the correspondence between switching signals in different forms and transmission channels for different switching signals, thereby improving the switching reliability and switching efficiency, thereby improving the flexibility of the debugging system.

[0076] Exemplarily, the first switching module 21 outputs a JTAG signal to the second switching module 22 on the UBB. Meanwhile, the UBB also has an XDP connector that outputs an XDP_JTAG signal to the second switching module 22 on the UBB. The second switching module 22 implements the switching of 16 groups of JTAG signals (OAM[7:0]_H_JTAG and OAM[7:0]_L_JTAG) connected to the 8 OAM modules through codes. The switching process of the 16 groups of JTAG signals includes:

[0077] The host-side HOST BMC chip sends a switching signal to the second conversion component 12 through the USB bus. The second conversion component 12 outputs a test signal to the second switching module 22 according to the switching signal provided by the HOST BMC chip. The second switching module 22 determines which group the JTAG signal is switched to based on the received test signal combination. The detailed correspondence between the test signal combination and the switching is shown in Table 1.

[0078] Table 1 Switching relationship between switching signals and transmission channels

[0079] In Table 1, HOST BMC represents the transmission channel corresponding to remote debugging, and XDP represents the transmission channel corresponding to on-site debugging.

[0080] Exemplarily, when the HOST BMC receives a remote debug OAM (by JTAG) request, it will send a control command to the BMC chip (second conversion module) of the UBB through the USB bus. After parsing the command, the UBB BMC chip will control the GPIO4 of the second switching module 22 to be pulled high. After the second switching module 22 detects that GPIO4 is pulled high, it switches the JTAG uplink to the HOST BMC. Then the UBB BMC controls the GPIO3, GPIO2, GPIO1 and GPIO0 of the second switching module 22 according to the parsed command. It can be understood that the test combination is used to configure the levels of the GPIO ports respectively, such as test4 is used to configure GPIO4, test3 is used to configure GPIO3, test2 is used to configure GPIO2, test1 is used to configure GPIO1, and test0 is used to configure GPIO0. For example, if you want to remotely debug OAM1 through L_JTAG, then according to the above correspondence table, the HOST BMC tells the UBB BMC through the USB bus that test[3:0] needs to output 0b1000 (this is a binary number, which is 8 in decimal), and the UBB BMC controls GPIO3 to be pulled high, and GPIO2, GPIO1 and GPIO0 to be pulled low. The second switching module 22 switches the JTAG downstream to OAM1_L_JTAG according to the received GPIO signal, so as to realize the HOST BMC's debug function for OAM1.

[0081] In an exemplary embodiment, it further includes:

[0082] A second protocol conversion component directly connected to the acceleration module is used to convert the initial debugging signal from the current protocol to a second target protocol that meets the debugging requirements of the acceleration module, obtain a third target debugging signal and output it to the acceleration module, so as to remotely debug the acceleration module according to the third target debugging signal output by the second protocol conversion component; the second target protocol is different from the first target protocol.

[0083] In this embodiment, a second protocol conversion component is also provided. The second protocol conversion component is connected to the downstream interface of the hub 3 and is directly connected to the acceleration module. The second target protocol includes but is not limited to the UART (Universal Asynchronous Receiver / Transmitter) protocol, which enables remote debugging of the acceleration module that supports the UART protocol and improves the comprehensiveness of the acceleration module debugging system.

[0084] In summary, the present invention realizes the Debug by JTAG function of OAM by adding a USB to JTAG chip under the USB HUB of UBB and reconnecting the UBB BMC to the USBHUB. The USB bus is used to remotely debug OAM (by JTAG), and the UBB BMC link in the original design is removed. All the hardware channels with higher reliability are relied on, which improves the stability during the debugging process, reduces the dependence of the remote debugging function on the UBB BMC firmware, and ensures that the USB communication between the HOST BMC and the UBB BMC is not affected.

[0085] Second, please refer to Figure 3 The present invention also provides an acceleration module debugging method, comprising:

[0086] S101: using each of the plurality of first protocol conversion components to convert an initial debugging signal from a current protocol into a first target protocol used by a debugging interface of an acceleration module, obtaining a first target debugging signal and outputting the first target debugging signal; the initial debugging signal is a debugging signal sent by a host end;

[0087] S102: Use the switching component to control the transmission channel between the target protocol conversion component corresponding to the target switching signal and the target acceleration module, so as to remotely debug the acceleration module according to the first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each first protocol conversion component.

[0088] For an introduction to an acceleration module debugging method provided by the present invention, please refer to the above-mentioned embodiment, and the present invention will not be repeated here.

[0089] The acceleration module debugging method provided by the present invention has the same beneficial effects as the above-mentioned acceleration module debugging system.

[0090] Third, please refer to Figure 4 The present invention also provides a computer-readable storage medium 50, on which a computer program 51 is stored. When the computer program 51 is executed by a processor, the steps of the acceleration module debugging method described in the above embodiment are implemented.

[0091] For an introduction to a computer-readable storage medium provided by the present invention, please refer to the above embodiments, and the present invention will not be described in detail here.

[0092] A computer-readable storage medium provided by the present invention has the same beneficial effects as the above-mentioned acceleration module debugging system.

[0093] In a fourth aspect, the present invention further provides a computer program product, including a computer program / instruction, which, when executed by a processor, implements the steps of the acceleration module debugging method described in the above embodiment.

[0094] For an introduction to a computer program product provided by the present invention, please refer to the above embodiments, and the present invention will not be described in detail here.

[0095] A computer program product provided by the present invention has the same beneficial effects as the above-mentioned acceleration module debugging system.

[0096] It should also be noted that, in this specification, relational terms such as first and second, etc. are only used to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any such actual relationship or order between these entities or operations. Moreover, the terms "comprises", "comprising" or any other variants thereof are intended to cover non-exclusive inclusion, so that a process, method, article or device including a series of elements includes not only those elements, but also other elements not explicitly listed, or also includes elements inherent to such process, method, article or device. In the absence of further restrictions, an element defined by the statement "comprising a ..." does not exclude the presence of other identical elements in the process, method, article or device including the element.

[0097] The above description of the disclosed embodiments enables those skilled in the art to implement or use the present invention. Various modifications to these embodiments will be apparent to those skilled in the art, and the general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the present invention. Therefore, the present invention will not be limited to the embodiments shown herein, but rather to the widest scope consistent with the principles and novel features disclosed herein.

Claims

1. An acceleration module debugging system, characterized in that: include: A plurality of first protocol conversion components, wherein the first protocol conversion components are used to convert an initial debugging signal from a current protocol into a first target protocol used by a debugging interface of the acceleration module, obtain a first target debugging signal and output it; the initial debugging signal is a debugging signal sent by the host end; A switching component is used to control the connectivity of a transmission channel between a target protocol conversion component and a target acceleration module corresponding to a target switching signal, so as to remotely debug the acceleration module according to a first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each of the first protocol conversion components.

2. The acceleration module debugging system according to claim 1, characterized in that: The plurality of first protocol conversion components include: A first conversion component, used for converting the initial debugging signal output by the host end from a current protocol to a first target protocol used by a debugging interface of an acceleration module; The second conversion component is used to convert the initial debugging signal from the current protocol to the first target protocol used by the debugging interface of the acceleration module, parse the initial switching signal to obtain the target acceleration module and the target protocol conversion component, and obtain and output the target switching signal based on the target acceleration module and the target protocol conversion component; the initial switching signal is a switching signal sent by the host end.

3. The acceleration module debugging system according to claim 2, characterized in that: The target switching signal includes a first switching signal and a second switching signal; The process of obtaining and outputting a target switching signal based on the target acceleration module and the target protocol conversion component includes: Generate and output the first switching signal based on the target protocol conversion component; Generate and output the second switching signal based on the target acceleration module; The switching component includes a first switching module and a second switching module, wherein: The first switching module comprises a first configuration end, a first output end and a plurality of first input ends, the plurality of first input ends of the first switching module are connected one-to-one with the plurality of target protocol conversion components, the output end of the first switching module is connected with the second input end of the second switching module, and the first switching module is used to receive the first switching signal through the first configuration end, and control the first output end to be connected with the first input end corresponding to the first switching signal; The second switching module includes a second configuration end, a second input end and multiple second output ends. The multiple second output ends of the second switching module are connected one-to-one with the multiple acceleration modules. The second switching module is used to receive the second switching signal through the second configuration end to control the second input end to be connected with the second output end corresponding to the second switching signal.

4. The acceleration module debugging system according to claim 3, characterized in that: The host end is specifically used to determine the target protocol conversion component in each of the first protocol conversion components according to the in-place status of each of the first protocol conversion components, and to determine the target acceleration module in each of the acceleration modules according to the debugging requirements.

5. The acceleration module debugging system according to claim 3, characterized in that: Also includes: A field debugging component, used to output a field presence signal and a second target debugging signal, generate and output a third switching signal based on the acceleration module to be tested, wherein the second target debugging signal is a signal supporting the first target protocol; The second switching module is used to respond to the third switching signal and the second target debugging signal, and not respond to the first target debugging signal and the second switching signal when the field presence signal is detected.

6. The acceleration module debugging system according to claim 5, characterized in that: The switching component includes a storage module, which is used to pre-store the corresponding relationship between each switching signal, a first transmission channel, and a second transmission channel, the first transmission channel is a transmission channel between the first protocol conversion component and the acceleration module, and the second transmission channel is a transmission channel between the field debugging component and the acceleration module; The process of controlling the transmission channel connection between the target protocol conversion component corresponding to the target switching signal and the target acceleration module includes: After receiving the target switching signal, calling the corresponding relationship, and controlling the first transmission channel corresponding to the target switching signal to be connected based on the corresponding relationship; The process of responding to the third switching signal includes: After the third switching signal is received, the corresponding relationship is called, and the second transmission channel corresponding to the third switching signal is controlled to be connected based on the corresponding relationship.

7. The acceleration module debugging system according to claim 1, characterized in that: The acceleration module debugging system also includes: The hub is used to receive an initial debugging signal sent by a host end through an upstream interface, and output the initial debugging signal through a plurality of downstream ports respectively.

8. The acceleration module debugging system according to any one of claims 1 to 7, characterized in that: Also includes: A second protocol conversion component directly connected to the acceleration module is used to convert the initial debugging signal from the current protocol to a second target protocol that meets the debugging requirements of the acceleration module, obtain a third target debugging signal and output it to the acceleration module, so as to remotely debug the acceleration module according to the third target debugging signal output by the second protocol conversion component; the second target protocol is different from the first target protocol.

9. A method for debugging an acceleration module, characterized in that: include: Using each of the plurality of first protocol conversion components to convert the initial debugging signal from the current protocol to the first target protocol used by the debugging interface of the acceleration module, obtaining the first target debugging signal and outputting it; The initial debugging signal is a debugging signal sent by the host end; A switching component is used to control the transmission channel connection between a target protocol conversion component and a target acceleration module corresponding to a target switching signal, so as to remotely debug the acceleration module according to a first target debugging signal output by the target protocol conversion component; the target switching signal is determined according to the in-place status and debugging requirements of each of the first protocol conversion components.

10. A computer program product comprising a computer program / instructions, characterized in that When the computer program / instructions are executed by the processor, the steps of the acceleration module debugging method as described in claim 9 are implemented.

11. A computer-readable storage medium, characterized in that: The computer-readable storage medium stores a computer program, and when the computer program is executed by the processor, the steps of the acceleration module debugging method as described in claim 9 are implemented.

Citation Information

Cited By

  • Calculation acceleration module and debugging method and device of calculation acceleration module

    CN120045407A