Display panel driving method and display panel

By using a stacking process on the silicon-based backplane to achieve independent direct drive for each pixel and cancel the line scanning circuit, the picture quality problems caused by the progressive scanning drive of the silicon-based OLED display are solved, and the faster grayscale response time is achieved and display panel driving method that reduces power consumption.

CN119252171APending Publication Date: 2025-01-03ANHUI SEMICON INTEGRATED DISPLAY TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411358173.0
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-09-27
Publication Date
2025-01-03

AI Technical Summary

Technical Problem

In the existing microdisplay technology, silicon-based OLED displays fail to fully utilize the advantages brought by the silicon-based backplane process and still use progressive scanning driving, resulting in unsatisfactory picture quality and difficulty in realizing mass production processes of full-pixel direct drive.

Method used

The cache unit array, digital-to-analog conversion unit array and pixel unit array are constructed using a stacking process on the silicon-based backplane, so as to realize independent direct drive for each pixel, cancel the line scanning circuit, and adopt the driving method of simultaneously writing frame by frame.

Benefits of technology

A low-latency display panel driving method is realized, and the grayscale dynamic response time is reduced from milliseconds to microseconds, reducing the driving load and power consumption, and solving the problem of full-picture pixel detection.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119252171A_ABST
    Figure CN119252171A_ABST
Patent Text Reader

Abstract

The invention provides a display panel driving method and a display panel, and a display area of the display panel comprises a cache unit array which is used for storing image signals; the display area comprises a first substrate and a second substrate which are sequentially stacked from bottom to top; wherein the first substrate comprises a digital-to-analog conversion unit array, and the digital-to-analog conversion unit array is used for converting an image signal from a digital signal to an analog signal; the second substrate comprises a pixel unit array and is used for displaying an image according to the analog signal; cache units in the cache unit array, digital-to-analog conversion units in the digital-to-analog conversion unit array and pixel units in the pixel unit array are interconnected in a one-to-one correspondence manner to form a display unit. The invention provides a driving mode of a display panel capable of realizing low delay, and independent direct driving of all pixels is realized by using a lamination process on a silicon-based back plate, so that frame-by-frame simultaneous writing is realized.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of display technology, and in particular to a display panel driving method and a display panel. Background Art

[0002] Microdisplay technology has been widely used in near-eye display terminal products, including virtual reality (VR), augmented reality (AR), mixed reality (MR), etc. Microdisplay technologies include Micro OLED, Micro LED, high-resolution LCD, liquid crystal on silicon (LCOS) and digital light processing (DLP). Microdisplay chips generally include pixel circuits and peripheral drive circuits. The pixel circuit is a repeated array of pixel circuits used to drive the optical structure and display images; the peripheral drive circuit includes a row drive circuit, a column drive circuit, a storage circuit (SRAM), a logic operation circuit (logic), an analog-to-digital / digital-to-analog conversion module (ADC / DAC), a control IO circuit, a power management module, etc., which are used to process and analyze the input video signal and output it to the pixel circuit so that the pixel circuit displays the image. The display driving method has evolved from interlaced driving in the CRT era to progressive driving in the LCD era, and the refresh rate has increased from 30 frames, 60 frames, 90 frames, 120 frames, 144 frames to 240 frames. From the LCD era to the AMOLED era, all display products use progressive scanning. This design balances image quality and cost, ensures mass production, but compromises with less than ideal image quality.

[0003] Thanks to the silicon-based backplane process, Stack type CIS has taken the lead in realizing the mass production of the driving technology for simultaneous photosensitive image acquisition frame by frame, while silicon-based OLED displays have not yet fully released the advantages brought by the silicon-based backplane process. All products currently on the market still use the line-by-line scanning drive handed down from the LCD / AMOLED era. Considering the current semiconductor process capabilities, limited by space, power consumption and other constraints, the mass production process of full-pixel direct drive that can achieve the best display effect in theory is not immediately achievable, so it still needs to be improved. Summary of the invention

[0004] In order to solve the above-mentioned product performance problem, the present invention provides a display panel driving method and a display panel.

[0005] The present invention provides a display panel, comprising: a cache unit array, the cache unit array is used to store image signals; a display area, the display area comprises: a first substrate and a second substrate stacked in sequence from bottom to top; wherein the first substrate comprises a digital-to-analog conversion unit array, the digital-to-analog conversion unit array is used to convert image signals from digital signals to analog signals; the second substrate comprises a pixel unit array, which is used to display images according to the analog signals; the cache units in the cache unit array, the digital-to-analog conversion units in the digital-to-analog conversion unit array and the pixel units in the pixel unit array are interconnected one by one to form a display unit.

[0006] Optionally, the display area also includes: a third substrate located between the first substrate and the second substrate, the third substrate including an operational amplifier unit array, the operational amplifier unit array is used to improve the driving capability of analog signals, the operational amplifier units in the operational amplifier unit array are interconnected one-to-one with the digital-to-analog conversion units and pixel units at corresponding positions, and together constitute a display unit.

[0007] Optionally, the display area further includes: a bottom substrate located under the first substrate, and the bottom substrate includes the cache unit array.

[0008] Optionally, the display panel further includes: an image storage module on a side outside the display area, and the image storage module includes the cache unit array.

[0009] Optionally, the pixel unit includes: a light-emitting element and at least one driving tube, wherein the source of the driving tube is connected to the power input terminal, and the drain of the driving tube is connected to the anode of the light-emitting element.

[0010] Optionally, the digital-to-analog conversion unit includes: at least one digital-to-analog conversion circuit, the digital-to-analog conversion circuit includes a resistor array consisting of 38 decoders, a plurality of switches, and a plurality of resistors, and is used to convert the image signal in the corresponding cache unit from a digital signal to an analog signal.

[0011] Optionally, the operational amplifier unit includes: at least one voltage follower.

[0012] Optionally, the cache unit includes: a frame cache area or a line cache area.

[0013] Optionally, at least one of the bottom substrate, the first substrate, the second substrate and the third substrate is a silicon-based backplane.

[0014] Optionally, different substrates are conductively interconnected via copper interconnect plugs.

[0015] Optionally, the digital-to-analog conversion units, operational amplifier units, pixel units and cache units at corresponding positions on the bottom substrate, the first substrate, the second substrate and the third substrate are conductively interconnected through copper interconnection plugs.

[0016] Optionally, the display panel further includes: a bottom logic circuit and flexible circuit board leads located on one side of the display area.

[0017] Optionally, a surface of the second substrate facing away from the third substrate has a tungsten via.

[0018] The present invention also provides a method for driving a display panel, comprising the steps of: storing an image signal in a cache unit corresponding to each pixel unit according to a display position; each digital-to-analog conversion unit converts the image signal in its corresponding cache unit from a digital signal to an analog signal; and each pixel unit displays the image signal obtained from the corresponding digital-to-analog conversion unit.

[0019] Optionally, the driving method of the display panel also includes the steps of: storing the image signal in each cache unit corresponding to each pixel unit according to the display position through a pulse signal corresponding to each pixel, and a row cache area is provided in the cache unit; at the same time, performing digital-to-analog conversion on the image signal in the row cache area; transmitting the signal after digital-to-analog conversion to the pixel unit at the same time according to the pulse signal; and the pixel unit performs display.

[0020] Optionally, the driving method of the display panel also includes the steps of: storing the image signal in a cache unit corresponding to each pixel unit according to the display position through a pulse signal corresponding to each pixel, and a frame buffer area is provided in the cache unit; simultaneously performing digital-to-analog conversion on the image signal in the frame buffer area; transmitting the signal after digital-to-analog conversion to the pixel unit simultaneously according to the pulse signal; and the pixel unit performs display.

[0021] Compared with the prior art, the technical solution of the embodiment of the present disclosure has the following beneficial effects:

[0022] The present disclosure provides a driving method for a display panel that can achieve low latency. By using a stacking process on a silicon-based backplane, all pixels can be directly driven independently, thereby achieving simultaneous writing frame by frame. Compared with the prior art of line-by-line scanning driving, since the line scanning circuit is eliminated, a faster grayscale dynamic response time (from milliseconds to microseconds) can be achieved. In addition, direct driving means that the driving load (Source loading) is greatly reduced, which can reduce power consumption. In addition, since each pixel is directly driven independently, it also solves the problem of difficulty in full pixel detection in the original production process. BRIEF DESCRIPTION OF THE DRAWINGS

[0023] In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings required for use in the description of the embodiments will be briefly introduced below. Obviously, the drawings described below are only some embodiments of the present application. For those skilled in the art, other drawings can be obtained based on these drawings without creative work.

[0024] Figure 1 A schematic diagram of the most basic circuit elements required for direct driving of a single pixel unit in a display area according to an embodiment of the present disclosure;

[0025] Figure 2 A schematic diagram of the most basic circuit elements required for direct driving of a single pixel unit in a display area according to another embodiment of the present disclosure;

[0026] Figure 3 A schematic diagram of the structure of a display area of ​​a display panel according to an embodiment of the present disclosure;

[0027] Figure 4 is a schematic diagram of a pixel circuit in a pixel unit according to an embodiment of the present disclosure;

[0028] Figure 5 is a schematic diagram of a pixel circuit in a pixel unit according to another embodiment of the present disclosure;

[0029] Figure 6 is an enable signal timing diagram of an embodiment of the present disclosure;

[0030] Figure 7 A schematic diagram of a DAC circuit in a DAC unit according to an embodiment of the present disclosure;

[0031] Figure 8 is a schematic diagram of an operational amplifier circuit in an operational amplifier unit according to an embodiment of the present disclosure;

[0032] Fig. 9 A schematic diagram of the structure of a display area of ​​a display panel according to another embodiment of the present disclosure;

[0033] Fig.10 A schematic diagram of a process of driving a display panel according to an embodiment of the present disclosure;

[0034] Fig.11 A schematic diagram of the operation state of a progressive scanning driving circuit according to an embodiment of the present invention;

[0035] Fig.12 A schematic diagram of the operating state of a frame-by-frame display circuit according to an embodiment of the present invention;

[0036] Fig.13 FIG. 4 is a schematic diagram of a line-by-line scanning method according to an embodiment of the present invention. DETAILED DESCRIPTION

[0037] The preferred embodiments of the present invention will be described in more detail below. Although the preferred embodiments of the present invention are described below, it should be understood that the present invention can be implemented in various forms and should not be limited to the embodiments set forth herein.

[0038] In the present invention, unless otherwise specified, the directional words used, such as "upper and lower", generally refer to the upper and lower parts of the device in normal use, and "inside and outside" refer to the outline of the device. In addition, the terms "first, second, third" are used for descriptive purposes only and cannot be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Therefore, the features defined as "first, second, third" may explicitly or implicitly include one or more of the features. In the description of the present invention, "multiple" means two or more, unless otherwise clearly and specifically defined. In the present invention, it is an electrical device, so connection and interconnection both refer to conductive interconnection. Since the accompanying drawings are descriptions of the same device, the same numbers in the drawings represent the same components.

[0039] The present invention provides a display panel, comprising: a cache unit array, the cache unit array is used to store image signals; a display area, the display area comprises: a first substrate and a second substrate stacked in sequence from bottom to top; wherein the first substrate comprises a digital-to-analog conversion unit array, the digital-to-analog conversion unit array is used to convert image signals from digital signals to analog signals; the second substrate comprises a pixel unit array, which is used to display images according to the analog signals; the cache units in the cache unit array, the digital-to-analog conversion units in the digital-to-analog conversion unit array and the pixel units in the pixel unit array are interconnected one by one to form a display unit.

[0040] In some embodiments, the display area also includes: a third substrate located between the first substrate and the second substrate, the third substrate includes an operational amplifier unit array, the operational amplifier unit array is used to improve the driving capability of analog signals, and the operational amplifier units in the operational amplifier unit array are interconnected one-to-one with the digital-to-analog conversion units and pixel units at corresponding positions to together constitute a display unit.

[0041] In some embodiments, the display area of ​​the display panel further includes a bottom substrate located under the first substrate, and the bottom substrate includes a cache unit array.

[0042] The specific embodiments of the present invention are described below in conjunction with the accompanying drawings.

[0043] Figure 1The most basic circuit element structure required for direct driving of a single pixel unit in a display area of ​​an embodiment of the present disclosure is shown. Specifically, the direct driving method of a single pixel unit includes: storing an image signal in a buffer unit 111, then converting the image signal into a corresponding analog voltage through a digital-to-analog conversion unit 121, and then displaying the image signal obtained from the digital-to-analog conversion unit 121 by the pixel unit 131. Figure 1 The main circuit module for directly driving a single pixel unit can refer to the existing structure, and by setting a frame buffer, the pixel unit can be independently controlled and displayed independently. Figure 2 The single pixel unit direct driving method also includes: storing the image signal in the cache unit 111, setting a line buffer in the cache unit, and then converting the image signal into a corresponding analog voltage through the digital-to-analog conversion unit 121, and then improving the driving function of the analog signal through each operational amplifier unit 141, and then the pixel unit 131 displays the image signal obtained from the digital-to-analog conversion unit 121.

[0044] In the prior art, mainstream silicon-based OLED product applications all use Video mode, which does not require caching; Command mode products, such as display drivers for mobile phones, use mature circuit modules; and the technical solution provided by the embodiments of the present disclosure does not require major adjustments to the existing circuits, but only requires adjustments to the connection relationship and layout.

[0045] The display area of ​​the entire display panel is composed as follows Figure 3 As shown, in the embodiment of the present disclosure, the display area of ​​the display panel is provided with several groups of the most basic circuit elements required for direct driving of a single pixel unit.

[0046] like Figure 3 As shown, the display area 10 of the display panel includes a bottom substrate 11, a first substrate 12, a third substrate 14, and a second substrate 13 in a stacked structure; the bottom substrate 11 is provided with a cache unit array 112 consisting of a plurality of cache units 111; the first substrate 12 is provided with a DAC unit array 122 consisting of a plurality of DAC units 121; the third substrate 14 is provided with an operational amplifier unit array 142 consisting of a plurality of operational amplifier units 141; and the second substrate 13 is provided with a pixel unit array 132 consisting of a plurality of pixel units 131. Among them, the cache units 111, DAC units 121, operational amplifier units 141, and pixel units 131 at corresponding positions in the cache unit array 112, the DAC unit array 122, the operational amplifier unit array 142, and the pixel unit array 132 are interconnected one by one to form a display unit 15.

[0047] Specifically, in each display unit 15, the image signal is stored in the cache unit 111 of the display unit; the DAC unit 121 is used to convert the image signal in the cache unit 111 from a digital signal to an analog signal; each operational amplifier unit 141 is used to enhance the driving function of the analog signal; and the pixel unit 131 is used to display an image according to the image signal.

[0048] The operational amplifier unit array is used to enhance the driving capability of analog signals. In some other embodiments, a display unit in the display area may only include a cache unit 111, a DAC unit 121 and a pixel unit 131 at corresponding positions in the cache unit array 112, the DAC unit array 122 and the pixel unit array 132.

[0049] In some embodiments, at least one of the bottom substrate, the first substrate, the second substrate and the third substrate may be made of a silicon-based material. For example, in a specific embodiment, the second substrate is a glass substrate and the third substrate is a silicon-based backplane.

[0050] In some embodiments, different substrates may be conductively interconnected through copper interconnect plugs. For example, in a specific embodiment, the cache units, DAC units, operational amplifier units, and pixel units at corresponding positions on the bottom substrate, the first substrate, the third substrate, and the second substrate are conductively interconnected through copper interconnect plugs, that is, the DAC units, operational amplifier units, pixel units, and cache units constituting the same display unit are conductively interconnected through copper interconnect plugs.

[0051] Reference Figure 4 , shows the pixel circuit of the pixel unit in the embodiment of the present disclosure. In this embodiment, the pixel unit 131 includes a voltage-to-current driving tube T1 and a light-emitting element. The gate of the driving tube T1 is connected to the output end of the operational amplifier unit to write the analog image signal; the source of the driving tube T1 is connected to the power input end, and the drain of the driving tube T1 is connected to the anode of the light-emitting element.

[0052] In another embodiment of the present disclosure, the pixel circuit of the pixel unit in the embodiment of the present disclosure is as follows: Figure 5 As shown, the pixel unit 131 includes a first driving tube T1, a second driving tube T2 and a light-emitting element. The gate of the first driving tube T1 is connected to the output end of the operational amplifier unit to write the analog image signal into the pixel circuit, the source of the first driving tube T1 is connected to the power input end, and the drain of the first driving tube T1 is connected to the source of the second driving tube T2; the second driving tube T2 is used to control the light-emitting element, and the gate of the second driving tube T2 is connected to the enable signal to control the light-emitting element to emit light.

[0053] Reference Figure 6The enable signal EM is used to interrupt the image between frames. When the enable signal EM is always in the on state, frames are displayed continuously, and the traditional frame rate is changed to be determined by the operational amplifier image update rate.

[0054] In some embodiments, the light emitting element may include a light emitting diode (LED) or an OLED. Alternatively, other current driven light emitting materials may also be included. In actual product design, corresponding PWM dimming switch tubes and OLED anode reset initialization switch tubes may be added to the pixel unit according to product requirements. These additional features and advantages are obvious to those of ordinary skill in the art.

[0055] Figure 7 FIG. 1 is a schematic diagram of a DAC circuit of a DAC unit in an embodiment of the present disclosure. In this embodiment, the DAC unit 121 includes at least one digital-to-analog conversion circuit, which includes a resistor array composed of a 38 decoder, a plurality of switches, and a plurality of resistors, and is used to convert the image signal in the corresponding cache unit from a digital signal to an analog signal.

[0056] In the embodiments of the present disclosure, refer to Figure 8 The operational amplifier unit includes at least one voltage follower (VoltageFollower), and the operational amplifier unit is used to input the image signal converted into an analog signal and improve the driving capability of the analog image signal. The output end of the operational amplifier unit is connected to the input end of the pixel circuit in the pixel unit.

[0057] In the embodiment of the present disclosure, the cache unit includes a frame buffer (Frame Buffer) and a line buffer (Line Buffer).

[0058] The disclosed embodiment adopts a stack type process, and a bottom substrate, a first substrate, a third substrate, and a second substrate are stacked in sequence from the bottom layer to the top are arranged in the display area of ​​the display panel; that is, an operational amplifier circuit, a digital-to-analog conversion circuit, and a cache circuit are stacked and integrated under each pixel circuit, so as to realize direct driving of all pixels.

[0059] In another embodiment of the present invention, some of the shared circuit modules may also be arranged in the border area of ​​the display panel. Fig. 9 As shown, the display area of ​​the display panel is provided with a first substrate 12, a third substrate 14 and a second substrate 13 stacked in sequence from the bottom layer to the top, and an image storage module 21 and an analog gamma (AnalogGamma) module 22 are provided on one side of the display area, wherein the image storage module 21 includes a cache unit array, wherein the cache unit array includes at least one cache unit.

[0060] In some other embodiments, the display panel may further include a bottom logic circuit and flexible circuit board leads located in a border area of ​​the display panel.

[0061] The embodiment of the present disclosure provides a display panel, which removes the scanning circuits on both sides of the pixel circuit in the micro display chip, adds a cache unit array, and uses a stacking process to integrate circuit modules such as operational amplifier units, DAC units, and cache units under the pixel circuit.

[0062] In addition, the present invention also provides a driving method. Fig.10 The following is a flow chart of a driving method according to an embodiment of the present disclosure. The driving method comprises the following steps:

[0063] S1: storing the image signal in the buffer unit corresponding to each pixel unit according to the display position.

[0064] S2: Each digital-to-analog conversion unit converts the image signal in its corresponding buffer unit from a digital signal to an analog signal.

[0065] S3: Each pixel unit displays the image signal obtained by the analog signal from the corresponding digital-to-analog conversion unit.

[0066] Specifically, Fig.11 The schematic diagram of the operation state of the progressive scanning driving circuit of the present invention includes: storing the image signal Video input in the buffer unit Line Buffer corresponding to each pixel unit according to the display position corresponding to each pixel; performing digital-to-analog conversion on the image signal in the buffer unit; transmitting the digital-to-analog converted signal to the pixel unit Pixel Display according to the pulse signal Source OP Load; and the pixel unit performs display.

[0067] Fig.12 FIG. 1 is a schematic diagram of the operation state of the frame-by-frame display circuit according to an embodiment of the present invention. Fig.12 As shown, each frame of image signal Video input is stored in the corresponding buffer unit Frame Buffer according to the display position; the image signal in the buffer unit is simultaneously converted from digital to analog; the signal after digital to analog conversion is transmitted to the pixel unit Pixel Display according to the pulse signal Pixel_Valid; and the pixel unit is displayed.

[0068] Fig.13 As shown, Fig.13The figure is a schematic diagram of the row-by-row scanning method of an embodiment of the present invention. As shown on the right, the row scanning circuit is cancelled in the frame-by-frame display. The enabling EM signal of the frame-by-frame display can make the whole domain or pixel level independently controlled. In the present invention, the enabling of the pixel units is effective at the same time during display, and each frame is displayed at the same time. In the display of each frame in the prior art, frame-by-frame display is performed in column order. Therefore, when the video recording device used by the user is in the state of lighting the shooting screen, there will be rolling stripes (horizontal stripes, rolling along the source direction). When the frame-by-frame display driving method of the embodiment of the present invention is used, several pixel units in the display area are controlled by their corresponding operational amplifier units to display simultaneously. In theory, it is inferred that the image captured by the user is a complete frame of image separated by short dark pictures.

[0069] In another embodiment of the present disclosure, the method for driving the display panel further includes the step of: after the image signal is converted from a digital signal to an analog signal, improving the driving function of the analog signal by each operational amplifier unit.

[0070] The display panel provided by the embodiment of the present disclosure can achieve a low-latency driving method. Specifically, on a silicon-based backplane, a stacking process is used to achieve independent direct driving of all pixel units, thereby achieving simultaneous writing frame by frame. Compared with the current progressive scanning drive, since the row scanning circuit is eliminated, a faster grayscale dynamic response time can be achieved, from milliseconds to microseconds. In addition, direct driving means that the driving load (Source loading) is greatly reduced, which means that power consumption can be reduced, and in theory it can also be immune to crosstalk, jelly screen and other adverse phenomena caused by the scanning load effect (Gate loading). In addition, since each pixel is directly driven independently, the problem of full pixel detection being difficult to achieve in the original production process is also solved.

[0071] It should be noted that the language used in the specification has been primarily selected for the purposes of readability and instruction and has not been selected to delineate or limit the disclosed subject matter.

[0072] It is understandable that the structure illustrated in the embodiments of the present application does not constitute a specific limitation on the display panel driving method and the display panel. In other embodiments of the present application, more or fewer components than shown in the figure may be included, or some components may be combined, or some components may be split, or different component arrangements may be arranged. The illustrated components may be implemented in hardware, software, or a combination of software and hardware. It should be noted that the units / modules mentioned in the various device embodiments of the present application are all logical units / modules. Physically, a logical unit / module may be a physical unit / module, or a part of a physical unit / module, or may be implemented in a combination of multiple physical units / modules. The physical implementation of these logical units / modules themselves is not the most important. The combination of the functions implemented by these logical units / modules is the key to solving the technical problems proposed by the present application. In addition, in order to highlight the innovative part of the present application, the above-mentioned device embodiments of the present application do not introduce units / modules that are not closely related to solving the technical problems proposed by the present application, which does not mean that there are no other units / modules in the above-mentioned device embodiments.

[0073] The above descriptions are merely embodiments of the present application and are not intended to limit the patent scope of the present application. Any equivalent structural or equivalent process transformations made using the contents of the specification and drawings of the present application, such as the mutual combination of technical features between the embodiments, or direct or indirect application in other related technical fields, are also included in the patent protection scope of the present application.

Claims

1. A display panel, characterized in that: include: A cache unit array, wherein the cache unit array is used to store image signals; The display area includes: a first substrate and a second substrate stacked in sequence from bottom to top; wherein The first substrate includes a digital-to-analog conversion unit array, wherein the digital-to-analog conversion unit array is used to convert the image signal from a digital signal to an analog signal; The second substrate includes a pixel unit array for displaying images according to analog signals; the cache units in the cache unit array, the digital-to-analog conversion units in the digital-to-analog conversion unit array and the pixel units in the pixel unit array are interconnected one by one to form a display unit.

2. The display panel according to claim 1, wherein: The display area also includes: a third substrate located between the first substrate and the second substrate, the third substrate includes an operational amplifier unit array, the operational amplifier unit array is used to improve the driving capability of analog signals, and the operational amplifier units in the operational amplifier unit array are interconnected one-to-one with the digital-to-analog conversion units and pixel units at corresponding positions to form a display unit.

3. The display panel according to claim 2, wherein: The display area further includes: a bottom substrate located under the first substrate, and the bottom substrate includes the cache unit array.

4. The display panel according to claim 2, wherein: Also includes: An image storage module on a side outside the display area, wherein the image storage module includes the cache unit array.

5. The display panel according to claim 3, wherein: The pixel unit comprises: a light emitting element and at least one driving tube, wherein the source of the driving tube is connected to the power input terminal, and the drain of the driving tube is connected to the anode of the light emitting element.

6. The display panel according to claim 5, wherein: The digital-to-analog conversion unit includes: at least one digital-to-analog conversion circuit, which includes a resistor array composed of 38 decoders, a plurality of switches, and a plurality of resistors, and is used to convert the image signal in the corresponding cache unit from a digital signal to an analog signal.

7. The display panel according to claim 6, wherein: The operational amplifier unit includes: at least one voltage follower.

8. The display panel according to claim 7, wherein: The cache unit includes: a frame cache area or a line cache area.

9. The display panel according to claim 3, wherein: At least one of the bottom substrate, the first substrate, the second substrate and the third substrate is a silicon-based backplane.

10. The display panel according to claim 3, wherein: Different substrates are electrically interconnected through copper interconnect plugs.

11. The display panel according to claim 3, wherein: The digital-to-analog conversion units, operational amplifier units, pixel units and cache units at corresponding positions on the bottom substrate, the first substrate, the second substrate and the third substrate are conductively interconnected through copper interconnection plugs.

12. The display panel according to claim 1, wherein: Also includes: Bottom logic circuitry and flexible circuit board leads located on one side of the display area.

13. The display panel according to claim 2, wherein: The second substrate has a tungsten via on a surface facing away from the third substrate.

14. A method for driving a display panel according to any one of claims 1 to 13, characterized in that: Includes steps: The image signal is stored in the buffer unit corresponding to each pixel unit according to the display position; each digital-to-analog conversion unit converts the image signal in its corresponding buffer unit from a digital signal to an analog signal; Each pixel unit displays the image signal obtained from the corresponding digital-to-analog conversion unit.

15. The method for driving a display panel according to claim 14, wherein: Also includes the steps: The image signal is stored in each cache unit corresponding to each pixel unit according to the display position through the pulse signal corresponding to each pixel, and a row cache area is set in the cache unit; At the same time, the image signal in the line buffer area is converted from digital to analog; The signal after digital-to-analog conversion is simultaneously transmitted to the pixel unit according to the pulse signal; Pixel units for display.

16. The method for driving a display panel according to claim 14, wherein: Also includes the steps: The image signal is stored in a buffer unit corresponding to each pixel unit according to the display position through a pulse signal corresponding to each pixel, and a frame buffer area is set in the buffer unit; At the same time, the image signal in the frame buffer is converted from digital to analog; The signal after digital-to-analog conversion is simultaneously transmitted to the pixel unit according to the pulse signal; Pixel units for display.