Simulation test method for electronic packaging equipment

By using 3D simulation technology and multi-dimensional parameter mapping, combined with dynamic rule engine and multi-physics field coupling solution, virtual line switching optimization of electronic packaging equipment is realized. This solves the problems of large differences between simulation results and physical objects, large amount of computation, and low optimization efficiency in existing technologies, thereby improving production efficiency and first-piece yield.

CN121145792APending Publication Date: 2025-12-16CHONGQING THREE GORGES UNIV
View PDF 0 Cites 1 Cited by

Patent Information

Application Number
CN202511306887.1
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-09-12
Publication Date
2025-12-16

Smart Images

  • Figure CN121145792A_ABST
    Figure CN121145792A_ABST
Patent Text Reader

Abstract

The invention discloses a simulation test method for electronic packaging equipment, which comprises the following steps of: importing PCB (Printed Circuit Board) design data to form a unified intermediate format; multi-dimensional parameter mapping association is carried out on the geometric entity and an equipment execution module of packaging equipment in the digital twin model library, and multi-dimensional parameters comprise space coordinates, thermal characteristics and electrical characteristics; according to the correlation result, a dynamic rule engine is called to generate and update process rules in real time, and the process rules comprise the solder paste jet printing speed, the dispensing pressure, the surface mounting force threshold value and the backflow peak temperature curve; loading the updated process rule to a digital twin model of the electronic packaging equipment, and driving the model to generate an executable control program; and running the control program in a 3D simulation environment to obtain a virtual running track, a heat distribution field and a stress field. According to the method, the trajectory, the thermal field and the stress field are output in advance through 3D simulation, the collision, warping and overheating risks are eliminated in the virtual stage, the number of real object proofing rounds is reduced, and the overall introduction cost is saved.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Cited By

  • Full-lamination packaging process of COB (Chip On Board) integrated packaging LED (Light Emitting Diode) display screen and dispensing equipment thereof

    CN122032831A