Self-aligned die-to-wafer bonding architecture
By using surface preparation in a self-aligned die-to-wafer bonding process, accurate alignment of semiconductor dies and wafers is achieved through liquid capillary force, solving the alignment problem of small-sized interconnects and improving bonding quality and assembly efficiency.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- SANDISK TECHNOLOGIES LLC
- Filing Date
- 2025-04-22
- Publication Date
- 2026-06-02
AI Technical Summary
As semiconductor dies and packages become smaller, the size and spacing of interconnects decrease, making it difficult to accurately align and couple interconnects during semiconductor package assembly, impacting assembly time and yield.
The self-aligned die-to-wafer bonding process is adopted, which forms hydrophilic and hydrophobic regions on the wafer and semiconductor die through surface preparation process. The accurate alignment and bonding of interconnects are achieved by using liquid capillary force. This includes forming mesa on the wafer, covering with hydrophobic layer and polymer film, removing impurities and performing hydrophilic treatment and deoxidation.
It improves bonding alignment accuracy, enhances the bonding quality and assembly efficiency of interconnects, reduces assembly time, and increases the yield and throughput of semiconductor packages.
Smart Images

Figure CN122138738A_ABST