3605A chip test tool

By designing the PCB array distribution circuit and terminal block interface, the four-way parallel voltage conversion of the Sunlord3605A chip was realized, solving the problems of insufficient single-channel step-down function and load capacity, and achieving higher load capacity.

CN223597820UActive Publication Date: 2025-11-25GUIYANG XINLUO ELECTRONICS CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202421510165.9
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-06-28
Publication Date
2025-11-25
Estimated Expiration
2034-06-28

AI Technical Summary

Technical Problem

The Sunlord3605A chip can only perform single-channel buck conversion, has limited load capacity, and cannot be used in a variety of application scenarios.

Method used

Design a 3605A chip test fixture, which adopts a PCB board array to distribute the test circuit, sets multiple through holes and exposed pads, and uses terminal blocks to realize four-way voltage conversion in parallel, thereby enhancing the load-carrying capacity.

Benefits of technology

Based on the existing step-down function, it realizes four-channel voltage conversion, and the channels can be connected in parallel to improve the load capacity to 16A, meeting a variety of application requirements.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223597820U_ABST
    Figure CN223597820U_ABST
Patent Text Reader

Abstract

The utility model discloses a 3605A chip test tool, comprising a PCB, the PCB adopts an array distribution test circuit, a plurality of through holes are used at the bottom of a bonding pad on the PCB opposite to a test chip, a board layer of the PCB is coated with copper, the PCB is provided with an exposed bonding pad and a wiring terminal used for each test point, and the circuit of the PCB is provided with four circuit outputs. According to the utility model, four-path voltage conversion is realized, all paths can be mutually connected in parallel for use, the load capacity of each path is improved, the parallel connection can realize 16A, the whole layout adopts array distribution, the interference among all paths is reduced, a plurality of through holes are used at the bottom of a chip bonding pad, the heat dissipation capability of a chip is enhanced, and in addition, through the copper-clad design of a plate layer, the contact area of each signal is widened, so that the reliability of the chip is improved. And the overcurrent capability is enhanced. And each test point is led out by using an exposed bonding pad and a wiring terminal, so that wiring for testing and testing of each parameter are facilitated.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This utility model relates to a 3605A chip testing fixture, belonging to the field of testing fixture technology. Background Technology

[0002] The Sunlord3605A is a current-mode synchronous buck regulator. Its multiphase operation allows multiple regulators to operate out of phase, supporting smaller input and output capacitors. The input supply voltage range is from 4V to 16V, making it suitable for two, three, or four lithium-ion battery inputs, as well as point-of-load applications with 12V or 5V power rails. The operating frequency can be configured via an external resistor, adjustable from 800kHz to 4MHz. For applications sensitive to switching noise, the chip can be synchronized with an external clock frequency from 800kHz to 4MHz. The PHMODE pin controls the phase of the output clock signal. The Sunlord3605A employs a constant frequency, fixed on-time control (ACOT) architecture, making it widely applicable in high-speed transient response, high buck ratio, and high-frequency operation applications.

[0003] However, the Sunlord3605A chip can only achieve single-channel buck functionality, and its load capacity is limited to only 4A, making it unsuitable for various application scenarios. Summary of the Invention

[0004] The technical problem to be solved by this utility model is to provide a 3605A chip testing fixture to solve the problems existing in the prior art.

[0005] The technical solution adopted by this utility model is as follows: a 3605A chip test fixture, including a PCB board, the PCB board adopts an array distribution test circuit, multiple through holes are used on the bottom of the pads facing the test chip on the PCB board, the PCB board is copper-clad, the PCB board is provided with exposed pads and terminals for each test point, and the circuit layout of the PCB board has four circuit outputs.

[0006] Furthermore, the aforementioned wiring terminals use terminal blocks.

[0007] The beneficial effects of this utility model are as follows: Compared with the prior art, the 3605A test fixture of this utility model realizes four-channel voltage conversion based on the original step-down function of Sunlord3605A, and each channel can be used in parallel to improve the load capacity of each channel. The parallel connection can achieve 16A. Attached Figure Description

[0008] Figure 1 This is a single-channel measurement circuit diagram for the 3605A chip;

[0009] Figure 2 This is a simulation diagram of a single-channel measurement circuit for the 3605A chip;

[0010] Figure 3 This is a four-channel measurement circuit diagram for the 3605A chip;

[0011] Figure 4 This is a simulation diagram of the four-channel measurement circuit of the 3605A chip;

[0012] Figure 5 This is a simulation diagram under no-load conditions;

[0013] Figure 6 The simulation diagram shows VIN=12V, VOUT1=1.5V, VOUT2=2.5V, VOUT3=3.3V, VOUT4=5.0V, and a full-load 4A circuit.

[0014] Figure 7 The simulation diagram shows VIN=12V, VOUT1=VOUT2=VOUT3=VOUT4=1.5V, and a full load of 4A.

[0015] Figure 8 It is a top-level layout diagram;

[0016] Figure 9 This is the layout diagram of signal layer 1;

[0017] Figure 10 This is a two-layer signal layout diagram;

[0018] Figure 11 This is the bottom layer layout diagram. Detailed Implementation

[0019] The present invention will be further described below with reference to the accompanying drawings and specific embodiments.

[0020] Example 1: As Figure 1-11 As shown, a 3605A chip test fixture includes a PCB board. The PCB board adopts an array-distributed test circuit. Multiple through holes are used on the bottom of the pads facing the test chip on the PCB board. The PCB board has copper cladding and exposed pads and terminals for each test point. The circuit layout of the PCB board has four circuit outputs.

[0021] Furthermore, the aforementioned wiring terminals use terminal blocks.

[0022] Based on the circuit design, the PCB layout is implemented using an array distribution to reduce interference between different circuits. Multiple vias are used on the bottom of the chip pads to enhance heat dissipation. Additionally, copper plating is used to widen the contact area for each signal, enhancing overcurrent capability. Exposed pads and terminals are used to bring out the test points for easy wiring and testing of various parameters.

[0023] All components used on the PCB are made of materials resistant to high and low temperatures, and each input and output uses quick-release terminals, which facilitates wiring tests under various high and low temperature scenarios.

[0024] This test fixture can achieve four-channel output in the range of 4-14V, with adjustable output in the range of 0.6V to 5.5V. It can also detect output ripple, chip FB reference voltage, TRACK / SS soft-start pin, PGOOD pin, and frequency point test.

[0025] The simulation results of the above circuit are as follows: In the above simulation circuit, the external circuit of the chip is set as VIN=4.5V~14V, VOUT=0.6V~5.5V, CIN=22uF*2, COUT=47uF*2, IOUT=0~4A; by changing the RFB parameter value, the results under different conditions are simulated.

[0026] 1) VIN=12V, VOUT1=1.5V, VOUT2=2.5V, VOUT3=3.3V, VOUT4=5.0V, no load, such as Figure 5 As shown;

[0027] 2) VIN=12V, VOUT1=1.5V, VOUT2=2.5V, VOUT3=3.3V, VOUT4=5.0V, 4A full load, such as Figure 6 As shown;

[0028] 3) VIN=12V, VOUT1=VOUT2=VOUT3=VOUT4=1.5V, under 4A full load conditions: VRUN (green), VFB (cyan), VINTVCC (red), VTRACK / SS (blue), such as Figure 7 As shown.

[0029] As shown in the simulation results above, the chip can achieve regulated output under different output conditions, and all parameters are within the standard range. The simulation verification of the four-channel circuit of the Sunlord3605A chip has passed.

[0030] The above description is merely a specific embodiment of this utility model, but the protection scope of this utility model is not limited thereto. Any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope disclosed in this utility model should be included within the protection scope of this utility model. Therefore, the protection scope of this utility model should be determined by the protection scope of the claims.

Claims

1. A testing fixture for a 3605A chip, characterized in that: The PCB board uses an array-distributed test circuit. Multiple through holes are used on the bottom of the pads facing the test chip on the PCB board. The PCB board has copper-clad layers and exposed pads and terminals for each test point. The circuit layout of the PCB board has four circuit outputs.

2. The 3605A chip testing fixture according to claim 1, characterized in that: The wiring terminals use terminal blocks.