Pipeline impedance monitoring circuit

By designing a pipeline impedance monitoring circuit, using AD5933 and AD7190 chips to measure impedance and temperature and transmit data in real time, the problem of not being able to monitor pipeline damage in real time in existing technologies is solved, improving monitoring efficiency and pipeline operation reliability.

CN224095914UActive Publication Date: 2026-04-07JIANGXI PROVINCIAL GENERAL INST OF INSPECTION TESTING & CERTIFICATION SPECIAL EQUIP INSPECTION & TESTING RES INST
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-03-17
Publication Date
2026-04-07

AI Technical Summary

Technical Problem

Existing methods for monitoring pipeline crack damage cannot provide real-time monitoring and require extensive manual operation, resulting in low efficiency.

Method used

A pipeline impedance monitoring circuit was designed, including an impedance measurement module, an ambient temperature acquisition module, a WIFI module, and a measurement control module. The impedance and temperature are measured using AD5933 and AD7190 chips, and the data is transmitted to a remote host computer in real time using the WIFI module.

Benefits of technology

It enables real-time monitoring of pipeline impedance and ambient temperature, improving monitoring efficiency, reducing manual operation, and ensuring the normal operation of the pipeline.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN224095914U_ABST
    Figure CN224095914U_ABST
Patent Text Reader

Abstract

The utility model provides a pipeline impedance monitoring circuit, comprising an electrical impedance measurement module configured to send signal excitation to a piezoelectric sensor and measure the electrical impedance of the piezoelectric sensor; the environment temperature acquisition module is configured to acquire environment temperature; the WIFI module is configured to send signals acquired by the piezoelectric impedance module and the environment temperature acquisition module to a remote upper computer; and the measurement control module is configured to control the electrical impedance measurement module to carry out electrical impedance measurement, control the WIFI module to carry out wireless data transmission and control the signal acquisition module to carry out environment temperature acquisition. The beneficial effects of the utility model are that through the integrated WIFI module, data of the electrical impedance measurement and environment temperature acquisition module are transmitted to the remote upper computer in real time, impedance data can be acquired in real time, the measurement precision is ensured, and the normal operation of a pipeline is ensured.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The utility model belongs to pipeline monitoring technical field, especially a kind of pipeline impedance monitoring circuit. BACKGROUND

[0002] Pressure pipeline is the main conveying mode of important resources such as petroleum, natural gas, etc., once leakage or explosion accident occurs, not only will cause huge economic loss and social resource waste, but also will pose a serious threat to people's life safety, the current pipeline crack damage monitoring method is detected by ultrasonic wave, ray, magnetic powder, penetration and eddy current, the following problems exist in use process: first, need to measure periodically, cannot monitor pipeline damage degree in real time, the detection process of conventional nondestructive testing technology needs more manual operation, such as equipment placement, adjustment and data recording, and the efficiency is relatively low. CONTENT OF UTILITY MODEL

[0003] Therefore, the utility model aims at providing a kind of pipeline impedance monitoring circuit to solve at least one of the above-mentioned part of technical problems.

[0004] To achieve the above-mentioned purpose, the technical scheme of the utility model is as follows:

[0005] A kind of pipeline impedance monitoring circuit, comprising:

[0006] Resistance measurement module is configured to send signal excitation to piezoelectric sensor and measure the electrical impedance of piezoelectric sensor;

[0007] Ambient temperature acquisition module is configured to collect ambient temperature;

[0008] WIFI module is configured to send the signal collected by piezoresistance impedance module and ambient temperature acquisition module to remote host computer;

[0009] Measurement control module is configured to control resistance measurement module to carry out resistance measurement, control WIFI module to carry out wireless data transmission, control signal acquisition module to carry out ambient temperature acquisition.

[0010] Further, the resistance measurement module is AD5933 impedance measurement chip, the VIN port of AD5933 impedance measurement chip, VOUT port and piezoelectric sensor are electrically connected, the RFB port of AD5933 impedance measurement chip is electrically connected with VIN port through resistance R41, and the resistance value of the resistance R41 is 200KΩ;

[0011] The SCL port of the AD5933 impedance measurement chip is electrically connected to a 3.3V power supply via a 10KΩ resistor. The SCL port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module. The SDA port of the AD5933 impedance measurement chip is also electrically connected to a 3.3V power supply via a 10KΩ resistor. The SDA port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module.

[0012] Furthermore, the measurement control module is an STM32F405 chip, and the PB8 and PB9 ports of the STM32F405 chip are electrically connected to the SCL and SDA ports of the AD5933 impedance measurement chip, respectively.

[0013] Furthermore, the ambient temperature acquisition module is an AD7190 chip, and the AIN port of the AD7190 chip is electrically connected to the resistance temperature detector, and the other end of the resistance temperature detector is electrically connected to AGND.

[0014] The DIN, DOUT, SCLK, and CS ports of the AD7190 chip are each electrically connected to the measurement and control module via 22Ω resistors.

[0015] Furthermore, the measurement control module is an STM32F405 chip, and the PA7, PA6, PA5, and PA4 ports of the STM32F405 chip are electrically connected to the DIN, DOUT, SCLK, and CS ports of the AD7190 chip, respectively.

[0016] Furthermore, the WIFI module is an E103-W11 WIFI module, and the RST port, WAKE port, TXD port, RXD port, CS port, and MOSI port of the E103-W11 WIFI module are electrically connected to the measurement and control module through 22Ω resistors.

[0017] Furthermore, the measurement control module is an STM32F405 chip, and the PC5 port, PC4 port, PA3 port, PA2 port, CS port, and MOSI port of the STM32F405 chip are electrically connected to the RST port, WAKE port, TXD port, RXD port, CS port, and MOSI port of the E103-W11WIFI module, respectively.

[0018] Furthermore, it also includes a power module, which provides power to the impedance measurement module, the ambient temperature acquisition module, the WIFI module, and the measurement control module.

[0019] Furthermore, the power module output port provides power to the impedance measurement module, ambient temperature acquisition module, WIFI module, and measurement control module through the voltage regulation module;

[0020] The voltage regulation module is an ADP160 chip. The VIN port of the ADP160 chip is electrically connected to the positive terminal of the power module, and the VOUT port of the ADP160 chip is electrically connected to the power interface of the power consumption module.

[0021] The VIN and VOUT ports of the ADP160 chip are both grounded through multiple capacitors.

[0022] Furthermore, the power module is electrically connected to the voltage regulation module through a power supply voltage regulation and noise reduction module. The power supply voltage regulation and noise reduction module is an LT3042 chip. The IN port of the LT3042 chip is electrically connected to the positive terminal of the power module, and the OUT port of the LT3042 chip is connected to the VIN port of the ADP160 chip of the voltage regulation module.

[0023] Compared with the prior art, the pipeline impedance monitoring circuit of this utility model has the following advantages:

[0024] The pipeline impedance monitoring circuit described in this utility model transmits data from the impedance measurement and ambient temperature acquisition modules to a remote host computer in real time via an integrated WIFI module. This allows for real-time acquisition of impedance data to ensure measurement accuracy and the normal operation of the pipeline. Attached Figure Description

[0025] The accompanying drawings, which form part of this utility model, are used to provide a further understanding of the utility model. The illustrative embodiments of the utility model and their descriptions are used to explain the utility model and do not constitute an undue limitation of the utility model. In the drawings:

[0026] Figure 1 This is a schematic diagram of the connection circuit structure of the impedance measurement module according to an embodiment of the present invention;

[0027] Figure 2 This is a schematic diagram of the connection circuit structure of the ambient temperature acquisition module according to an embodiment of the present invention;

[0028] Figure 3 This is a schematic diagram of the WIFI module connection circuit structure according to an embodiment of the present utility model;

[0029] Figure 4 This is a schematic diagram of the connection circuit structure of the measurement and control module according to an embodiment of the present invention;

[0030] Figure 5 This is a schematic diagram of the connection circuit structure of the power supply voltage regulation and noise reduction module according to an embodiment of the present utility model;

[0031] Figure 6 This is a schematic diagram of the voltage regulation circuit structure described in an embodiment of the present invention. Detailed Implementation

[0032] It should be noted that, unless otherwise specified, the embodiments and features described in these embodiments can be combined with each other.

[0033] In the description of this utility model, it should be understood that the terms "center," "longitudinal," "lateral," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," and "outer," etc., indicating orientation or positional relationships based on the orientation or positional relationships shown in the accompanying drawings, are only for the convenience of describing this utility model and simplifying the description, and do not indicate or imply that the device or element referred to must have a specific orientation, or be constructed and operated in a specific orientation, and therefore should not be construed as a limitation of this utility model. Furthermore, the terms "first," "second," etc., are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of indicated technical features. Thus, features defined with "first," "second," etc., may explicitly or implicitly include one or more of that feature. In the description of this utility model, unless otherwise stated, "a plurality of" means two or more.

[0034] In the description of this utility model, it should be noted that, unless otherwise explicitly specified and limited, the terms "installation," "connection," and "joining" should be interpreted broadly. For example, they can refer to a fixed connection, a detachable connection, or an integral connection; they can refer to a mechanical connection or an electrical connection; they can refer to a direct connection or an indirect connection through an intermediate medium; and they can refer to the internal connection of two components. Those skilled in the art can understand the specific meaning of the above terms in this utility model based on the specific circumstances.

[0035] The present invention will now be described in detail with reference to the accompanying drawings and embodiments.

[0036] like Figures 1-6 As shown, a pipeline impedance monitoring circuit includes:

[0037] An impedance measurement module is configured to send a signal to excite the piezoelectric sensor and measure the impedance of the piezoelectric sensor;

[0038] An ambient temperature acquisition module is configured to acquire ambient temperature.

[0039] The WIFI module is configured to send the signals collected by the piezoresistive impedance module and the ambient temperature acquisition module to a remote host computer.

[0040] The measurement and control module is configured to control the impedance measurement module to perform impedance measurement, control the WIFI module to perform wireless data transmission, and control the signal acquisition module to acquire ambient temperature.

[0041] The impedance measurement module is an AD5933 impedance measurement chip. The VIN and VOUT ports of the AD5933 impedance measurement chip are electrically connected to the piezoelectric sensor. The RFB port of the AD5933 impedance measurement chip is electrically connected to the VIN port through resistor R41, and the resistance of resistor R41 is 200KΩ.

[0042] The SCL port of the AD5933 impedance measurement chip is electrically connected to a 3.3V power supply via a 10KΩ resistor. The SCL port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module. The SDA port of the AD5933 impedance measurement chip is also electrically connected to a 3.3V power supply via a 10KΩ resistor. The SDA port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module.

[0043] The AD5933 is a high-precision impedance measurement chip manufactured by Analog Devices, integrating an on-chip frequency generator and a 12-bit, 1MSPS analog-to-digital converter (ADC). The signal generated by the frequency generator excites an external complex impedance. The response signal of the external impedance is sampled by the on-chip ADC and then processed by the on-chip DSP using a Discrete Fourier Transform (DFT). The DFT algorithm returns a real (R) data word and an imaginary (I) data word at each frequency. After calibration, the impedance amplitude and relative phase at each scan frequency point can be easily calculated. The calculations are performed off-chip using the contents of the real and imaginary part registers, and the register contents are directly read using the serial I2C interface. Compared with impedance analyzers such as the HP4294A, the AD5933 offers extremely high cost-effectiveness. Therefore, it was chosen as the core measurement component to complete the hardware design of a portable port machinery fatigue crack monitoring instrument. The signal conditioning circuit and the AD5933 peripheral control circuit were designed. The AD5933 control program and data processing program were written in C language and implemented in the STC microcontroller. The operation of the AD5933 and other parts is controlled through the I2C bus.

[0044] To perform a frequency scan, follow the sequence below:

[0045] Standby mode. Before issuing the start frequency scan command, a command to enter standby mode must be sent to the control register to put the device into standby mode. In this mode, the Vout and Vin pins are internally grounded.

[0046] Initialization Mode. This mode allows the user full control over the timing of entering frequency scan mode to meet the settling time requirements before measuring impedance. Issuing an initialization command to the control register at the start frequency will put the device into initialization mode. In this mode, the device excites the impedance at the programmed start frequency but does not perform measurements. After the required settling time, the user issues a start frequency scan command to the control register, thus entering frequency scan mode.

[0047] Frequency scan mode. The user enters this mode by issuing a start frequency scan command to the control register. In this mode, the ADC begins measurement after a certain number of settling time cycles.

[0048] The DDS output signal passes through a programmable gain stage to generate a peak-to-peak output excitation signal. The peak-to-peak output excitation voltage is selected by setting bits D10 and D9 in the control register and is provided on the Vout pin.

[0049] The impedance to be measured is connected between the Vout and Vin pins. Current flows through the impedance to be measured into the Vin pin, generating a voltage signal through a current-voltage amplifier. The user-selected feedback resistor value of the current-voltage amplifier and the gain of the PGA must ensure that the ADC operates within its linear range. The PGA allows the signal output to be amplified by 5x or 1x. After low-pass filtering, the signal is sampled by the ADC and then sent to the DSP for DFT calculation. The DFT calculation formula is:

[0050] The AD5933 has SCL and SDA pins and connects to the I2C bus as a slave device, controlled by the master device. Its default serial bus address is 0001101. The master initiates data transmission by establishing a start condition; the start condition requires the serial clock line SCL to be held high, the serial data line (SDA) to transition from high to low, and then data transmission occurs. The slave responds to the start condition by shifting in the next 8 bits, including a 7-bit slave address and an R / W read / write bit.

[0051] The slave device responds by pulling the data line low during the low period before the 9th clock pulse (acknowledgment bit) and keeping it low during the high period of this clock pulse. While the selected device waits to read or write data, all other devices on the bus remain idle. If the R / W bit is 0, the master writes data to the slave. If the R / W bit is 1, the master reads data from the slave. Data is sent via the serial bus in a sequence of 9 clock pulses: 8 bits of data followed by an acknowledge bit from either the master or slave. Data transitions on the data lines must occur during the low period of the clock signal and remain stable during the high period, as a low-to-high transition during a high clock period might be interpreted as a stop signal. If the operation is a write operation, the first data byte after the slave address is the command byte, informing the slave what to do next. It might be a simple instruction informing the slave that a block write is about to occur, or a register address informing the slave where to write subsequent data. Data can only flow in one direction as specified by the R / W bit, therefore commands cannot be sent to the slave during a read operation.

[0052] After all data bytes have been read or written, the stop condition is established. In write mode, the master pulls the data line high on the tenth clock pulse to set the stop condition. In read mode, the slave releases the SDA line during the low period before the ninth clock pulse, but the slave does not pull the data line low; this is called no-acknowledge. The master then pulls the data line low during the low period before the tenth clock pulse and then pulls the data line high during the tenth clock pulse to set the stop condition.

[0053] In a byte write operation, the master sends one byte of data to the slave. The byte write can be either a data byte written to a register address or a command operation. The command sequence for writing data to a register is as follows:

[0054] (1) The host sets the start condition on SDA.

[0055] (2) The master sends a 7-bit slave address and a write bit (0).

[0056] (3) The slave device at the corresponding address sets the bit on SDA to acknowledge.

[0057] (4) The host sends a register address.

[0058] (5) The slave device responds by setting a bit on SDA.

[0059] (6) The host sends a data byte.

[0060] (7) The slave device responds by setting a bit on SDA.

[0061] (8) The host sets the stop condition on SDA to end the process.

[0062] In a byte read operation, the AD5933 accepts a byte protocol to read a single byte of data from a register address, which is set by setting the address pointer. In this operation, the master reads one byte from the slave, and the command sequence is as follows:

[0063] (1) The host sets the start condition on SDA.

[0064] (2) The host sends the 7-bit slave address and the read bit (1).

[0065] (3) The slave device at the corresponding address sets the bit on SDA to acknowledge.

[0066] (4) The host receives a data byte.

[0067] (5) The slave device sets the no response bit on SDA (the slave device needs to check whether the master device has received the data).

[0068] (6) The host sets the stop condition on SDA to end the process.

[0069] The measurement control module is an STM32F405 chip. The PB8 and PB9 ports of the STM32F405 chip are electrically connected to the SCL and SDA ports of the AD5933 impedance measurement chip, respectively.

[0070] The ambient temperature acquisition module is an AD7190 chip. The AIN port of the AD7190 chip is electrically connected to the resistance temperature detector, and the other end of the resistance temperature detector is electrically connected to AGND.

[0071] The DIN, DOUT, SCLK, and CS ports of the AD7190 chip are each electrically connected to the measurement and control module via 22Ω resistors.

[0072] The measurement and control module is an STM32F405 chip. The PA7, PA6, PA5, and PA4 ports of the STM32F405 chip are electrically connected to the DIN, DOUT, SCLK, and CS ports of the AD7190 chip, respectively.

[0073] The AD7190 is a low-noise, complete analog front-end suitable for high-precision measurement applications, featuring a built-in low-noise, 24-bit Σ-Δ analog-to-digital converter (ADC). An on-chip low-noise programmable gain stage allows for direct input of small signals. The device can be configured with two differential inputs or four pseudo-differential inputs. An on-chip channel sequencer enables multiple channels, and the AD7190 performs conversions sequentially on each enabled channel. This simplifies communication with the device. An on-chip 4.92MHz clock can be used as the ADC's clock source; alternatively, an external clock or oscillator can be used. The output data rate can be varied from 4.7 Hz to 4.8 kHz. Two digital filter options are available. The choice of filter affects the root mean square noise and noise-free resolution, settling time, and 50 Hz / 60 Hz rejection when operating at the programmed output data rate. For applications requiring settling for all conversions, the AD7190 features zero latency. During continuous conversion acquisition, the RDY bit in the status register goes low after each conversion. If CS is low, the DOUT / RDY line will also go low when a conversion is complete. To read the conversion result, the user needs to write to the communication register to indicate that the next operation is to read the data register. After reading the data word from the data register, DOUT / RDY goes high. The user can read this register multiple times if needed. However, the user must ensure that access to the data register has ended when the next conversion is complete; otherwise, the new conversion word will be lost. If multiple channels are enabled, the ADC will continuously cycle through each enabled channel, performing one conversion on each channel in each cycle. Once the conversion result is obtained, the data register is updated immediately. The DOUT / RDY pin goes low each time a conversion result is available. The user can then read the conversion result while the ADC performs a conversion on the next enabled channel. If the DAT_STA bit in the mode register is set to 1, the contents of the status register will be output along with the conversion result each time a data read is performed. The status register indicates the channel corresponding to the conversion.

[0074] The Wi-Fi module is the E103-W11 Wi-Fi module. The RST, WAKE, TXD, RXD, CS, and MOSI ports of the E103-W11 Wi-Fi module are electrically connected to the measurement and control module via 22Ω resistors. The E103-W11 is a serial-to-Wi-Fi module with a small surface-mount package, operating in the 2.4-2.4835GHz frequency band. The module can use serial communication for data transmission and reception, lowering the barrier to entry for wireless applications. The main chip integrates all the hardware and software resources required for Wi-Fi and Bluetooth applications, supporting both AP and STA dual-role connections, and simultaneously supporting BLE low-power Bluetooth connections. The MCU, with a maximum operating speed of 240 MHz and built-in 512KB RAM, enables cloud connectivity.

[0075] The measurement and control module is an STM32F405 chip. The PC5, PC4, PA3, PA2, CS, and MOSI ports of the STM32F405 chip are electrically connected to the RST, WAKE, TXD, RXD, CS, and MOSI ports of the E103-W11WIFI module, respectively.

[0076] It also includes a power module, which provides power to the impedance measurement module, ambient temperature acquisition module, WIFI module, and measurement control module.

[0077] The power module output port provides power to the impedance measurement module, ambient temperature acquisition module, WIFI module, and measurement control module through the voltage regulation module;

[0078] The voltage regulation module is an ADP160 chip. The VIN port of the ADP160 chip is electrically connected to the positive terminal of the power module, and the VOUT port of the ADP160 chip is electrically connected to the power interface of the power consumption module.

[0079] The VIN and VOUT ports of the ADP160 chip are both grounded through multiple capacitors.

[0080] The power module is electrically connected to the voltage regulation module through the power supply voltage regulation and noise reduction module, which is an LT3042 chip. The IN port of the LT3042 chip is electrically connected to the positive terminal of the power module, and the OUT port of the LT3042 chip is connected to the VIN port of the ADP160 chip of the voltage regulation module.

[0081] Beneficial effects:

[0082] The integrated WIFI module transmits data from the impedance measurement and ambient temperature acquisition modules to a remote host computer in real time, enabling real-time acquisition of impedance data to monitor the degree of damage to the pipeline and ensure its normal operation.

[0083] The power module design utilizes ADP160 and LT3042 chips, employing voltage regulation and noise reduction technologies to ensure stable system operation at low power consumption. This design extends the equipment's lifespan and adapts to long-term operation requirements, making it particularly suitable for applications such as pipeline monitoring that require long-term operation and may be located in remote areas.

[0084] The circuit employs a modular design, enabling each functional module (impedance measurement module, temperature acquisition module, and WIFI module) to operate independently and work collaboratively. This design not only improves system maintainability but also allows for future expansion of other functions as needed, such as adding other sensor modules or improving wireless communication methods.

[0085] The LT3042 power supply noise reduction module effectively filters power supply noise and interference, ensuring circuit stability and measurement reliability. This is crucial for industrial pipeline monitoring, preventing errors caused by power supply noise.

[0086] The system design employs standardized interfaces and connection methods, reducing the complexity of wiring between different modules. This design not only saves space but also reduces the occurrence of malfunctions due to poor contact or tangled wiring.

[0087] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of this utility model, and not to limit it. Although the utility model has been described in detail with reference to the foregoing embodiments, those skilled in the art should understand that modifications can still be made to the technical solutions described in the foregoing embodiments, or equivalent substitutions can be made to some or all of the technical features. Such modifications or substitutions do not cause the essence of the corresponding technical solutions to deviate from the scope of the technical solutions of the embodiments of this utility model, and they should all be covered within the scope of the claims and specification of this utility model.

[0088] The above description is only a preferred embodiment of the present utility model and is not intended to limit the present utility model. Any modifications, equivalent substitutions, improvements, etc., made within the spirit and principles of the present utility model should be included within the protection scope of the present utility model.

Claims

1. A pipeline impedance monitoring circuit, characterized in that, include: An impedance measurement module is configured to send a signal to excite the piezoelectric sensor and measure the impedance of the piezoelectric sensor; An ambient temperature acquisition module is configured to acquire ambient temperature. The WIFI module is configured to send the signals collected by the piezoresistive impedance module and the ambient temperature acquisition module to a remote host computer. The measurement and control module is configured to control the impedance measurement module to perform impedance measurement, control the WIFI module to perform wireless data transmission, and control the signal acquisition module to acquire ambient temperature.

2. The pipeline impedance monitoring circuit according to claim 1, characterized in that: The impedance measurement module is an AD5933 impedance measurement chip. The VIN and VOUT ports of the AD5933 impedance measurement chip are electrically connected to the piezoelectric sensor. The RFB port of the AD5933 impedance measurement chip is electrically connected to the VIN port through a resistor R41, and the resistance of the resistor R41 is 200KΩ. The SCL port of the AD5933 impedance measurement chip is electrically connected to a 3.3V power supply via a 10KΩ resistor. The SCL port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module. The SDA port of the AD5933 impedance measurement chip is also electrically connected to a 3.3V power supply via a 10KΩ resistor. The SDA port of the AD5933 impedance measurement chip is also electrically connected to the measurement control module.

3. The pipeline impedance monitoring circuit according to claim 2, characterized in that: The measurement control module is an STM32F405 chip. The PB8 and PB9 ports of the STM32F405 chip are electrically connected to the SCL and SDA ports of the AD5933 impedance measurement chip, respectively.

4. The pipeline impedance monitoring circuit according to claim 1, characterized in that: The ambient temperature acquisition module is an AD7190 chip. The AIN port of the AD7190 chip is electrically connected to the resistance temperature detector, and the other end of the resistance temperature detector is electrically connected to AGND. The DIN, DOUT, SCLK, and CS ports of the AD7190 chip are each electrically connected to the measurement and control module via 22Ω resistors.

5. A pipeline impedance monitoring circuit according to claim 4, characterized in that: The measurement and control module is an STM32F405 chip. The PA7, PA6, PA5, and PA4 ports of the STM32F405 chip are electrically connected to the DIN, DOUT, SCLK, and CS ports of the AD7190 chip, respectively.

6. The pipeline impedance monitoring circuit according to claim 1, characterized in that: The WIFI module is an E103-W11 WIFI module. The RST port, WAKE port, TXD port, RXD port, CS port, and MOSI port of the E103-W11 WIFI module are electrically connected to the measurement and control module through 22Ω resistors.

7. A pipeline impedance monitoring circuit according to claim 4, characterized in that: The measurement and control module is an STM32F405 chip. The PC5, PC4, PA3, PA2, CS, and MOSI ports of the STM32F405 chip are electrically connected to the RST, WAKE, TXD, RXD, CS, and MOSI ports of the E103-W11WIFI module, respectively.

8. A pipeline impedance monitoring circuit according to claim 1, characterized in that: It also includes a power module, which provides power to the impedance measurement module, the ambient temperature acquisition module, the WIFI module, and the measurement control module.

9. A pipeline impedance monitoring circuit according to claim 8, characterized in that: The power module output port provides power to the impedance measurement module, ambient temperature acquisition module, WIFI module, and measurement control module through the voltage regulation module; The voltage regulation module is an ADP160 chip. The VIN port of the ADP160 chip is electrically connected to the positive terminal of the power module, and the VOUT port of the ADP160 chip is electrically connected to the power interface of the power consumption module. The VIN and VOUT ports of the ADP160 chip are both grounded through multiple capacitors.

10. A pipeline impedance monitoring circuit according to claim 9, characterized in that: The power module is electrically connected to the voltage regulation module through a power supply voltage regulation and noise reduction module. The power supply voltage regulation and noise reduction module is an LT3042 chip. The IN port of the LT3042 chip is electrically connected to the positive terminal of the power module, and the OUT port of the LT3042 chip is connected to the VIN port of the ADP160 chip of the voltage regulation module.