A silicon carbide and silicon heterojunction reverse conducting IGBT
By designing silicon carbide and silicon differential inverted IGBT multi -layer collector structure, using the high voltage drop characteristics of silicon carbide Schutchine to solve the phenomenon of voltage reflection in positive direction of the reverse -conducting IGBT, which improved The stability of the device and avoiding overheating burning.
Patent Information
- Application Number
- CN202210188984.5
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-03-01
- Publication Date
- 2025-01-28
- Estimated Expiration
- 2042-03-01
AI Technical Summary
The reverse conduction type IGBT has voltage folding back when forward conduction, which leads to serious current unevenness in parallel use, which may eventually lead to overheating and burning of the IGBT device.
A silicon carbide and silicon -sterilized inverse -conducting IGBT. Its integrated electrode structure is a multi -layered structure. The high voltage folding phenomenon is used to eliminate the high voltage of silicon carbide Schutki.
By removing the voltage folding phenomenon, the stability of IGBT devices in parallel use was improved, and the problem of overheating burning due to uneven current was avoided.
Smart Images

Figure CN114551581B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of power semiconductors, and in particular to a silicon carbide and silicon heterojunction reverse conducting IGBT. Background Art
[0002] Nowadays, IGBT (Insulated Gate Bipolar Transistor) devices occupy an important position in power application systems, and application circuits generally require bidirectional conduction capabilities. However, traditional IGBT devices are unidirectional conduction devices, which requires that the IGBT must be reversely connected in parallel with a device (generally a diode) to meet the application of the power system, which increases the complexity of the system and the application cost.
[0003] In response to this situation, some people have proposed reverse-conducting IGBT devices. In order to keep the front structure of traditional IGBT devices unchanged, N-type impurities are doped on the back of the IGBT device, forming a coexistence of N-type impurities and P-type impurities on the back. The N-type impurity area on the back and the P-type impurity area on the front form the cathode and anode structures of the diode respectively. Compared with traditional IGBTs, reverse-conducting IGBTs integrate diode characteristics and can be used alone in applications without parallel diodes, which greatly simplifies the complexity of the system and further reduces the application cost.
[0004] However, this type of reverse-conducting IGBT will have a voltage foldback phenomenon when it is forward-conducting. This is because when it is turned on, electrons are quickly exported from the back N region, which is equivalent to working only in Mosfet mode. Due to the junction barrier of the back PN junction, holes cannot be injected immediately when it is turned on. Only when the current reaches a specific value and the potential superimposed on the PN junction exceeds the junction barrier, holes can be injected into the IGBT drift region. When holes are injected, the conductivity modulation effect is formed. At this time, the voltage drop of the IGBT is significantly reduced compared to when it only works in Mosfet mode. This is also the fundamental reason for the voltage foldback. IGBT devices are generally used in parallel in power application systems. If the device has a voltage foldback output characteristic, it is very easy to have a serious current imbalance during parallel use. The final consequence is that the IGBT device overheats and burns, causing damage to the application system. Summary of the invention
[0005] In order to solve the above problems, the present invention proposes a silicon carbide and silicon heterojunction reverse conducting IGBT.
[0006] The technical solution of the present invention:
[0007] A silicon carbide and silicon heterojunction reverse conducting IGBT, comprising a collector structure; the collector structure is a multilayer structure, which comprises, from the bottom layer to the top layer, a P+ collector region and an N+ collector region, an N+ buffer layer located above the P+ collector region and the N+ collector region, an N drift region located above the N+ buffer layer, and a surface structure located above the N drift region, wherein the collector contact of the P+ collector region is an ohmic contact, and the collector contact of the N+ collector region is a Schottky contact.
[0008] The N+ collector region is made of silicon carbide material, and the P+ collector region, N+ buffer layer, N drift region, and surface structure are all made of silicon material.
[0009] The surface structure includes several P-type base regions, all of which are embedded in the top of the N drift region, a JFET region is formed between adjacent P-type base regions, two N+ emitter regions and one P+ emitter region are arranged on each P-type base region, wherein the N+ emitter region is close to the edge of the P-type base region, the P+ emitter region is located between the two N+ emitter regions, and a gate is arranged above each JFET region; the surface structure also includes a top emitter arranged above the JFET region, the gate, the N+ emitter region, and the P+ emitter region.
[0010] The P+ emitter region is deeply diffused, and its depth is less than that of the P-type base region.
[0011] The advantages of the present invention are reasonable design and ingenious conception. Except for the N+ collector region which is made of silicon carbide material, the remaining regions are all made of silicon material, and the collector contact of the N+ collector region is a Schottky contact. The high voltage drop characteristic of the silicon carbide Schottky junction is utilized to eliminate the voltage foldback phenomenon. BRIEF DESCRIPTION OF THE DRAWINGS
[0012] Figure 1 It is a schematic diagram of the collector structure.
[0013] In the figure, there is a P+ collector region 9, an ohmic contact 91, an N+ collector region 8, a Schottky contact, an N+ buffer layer 7, an N drift region 6, a surface structure 5, a P base region 51, an N+ emitter region 53, a P+ emitter region 54, an emitter 55, a JFET region 56, and a gate 57. DETAILED DESCRIPTION
[0014] As shown in the figure, a silicon carbide and silicon heterojunction reverse conducting IGBT includes a collector structure; the collector structure is a multi-layer structure, from the bottom to the top, respectively, a P+ collector region 9 and an N+ collector region 8, an N+ buffer layer 7 located above the P+ collector region 9 and the N+ collector region 8, an N drift region 6 located above the N+ buffer layer 7, and a surface structure 5 located above the N drift region 6, the collector contact of the P+ collector region 9 is an ohmic contact 91, and the collector contact of the N+ collector region 8 is a Schottky contact 81; the N+ collector region 8 is made of silicon carbide material, and the P+ collector region 9, the N+ buffer layer 7, the N drift region 6, and the surface structure 5 are all made of silicon material.
[0015] The surface structure 5 includes a plurality of P-type base regions 51, all of which are embedded in the top of the N drift region 6, and a JFET region 56 is formed between adjacent P-type base regions 51. Two N+ emitter regions 53 and one P+ emitter region 54 are arranged on each P-type base region 51, wherein the N+ emitter region 53 is close to the edge of the P-type base region 51, and the P+ emitter region 54 is located between the two N+ emitter regions 53. A gate 57 is arranged above each JFET region 56; the surface structure 5 also includes a top emitter 55 arranged above the JFET region 56, the gate 57, the N+ emitter region 53, and the P+ emitter region 54; the P+ emitter region 54 is deeply diffused, and its depth is less than the P-type base region 51.
[0016] The technical elements described in this specification or drawings are technically useful alone or in various combinations, and are not limited to the combinations described in the claims at the time of application. In addition, the technology exemplified in this specification or drawings achieves multiple purposes at the same time, and achieving one of the purposes itself has technical usefulness.
Claims
1. A silicon carbide and silicon heterojunction reverse conducting IGBT, comprising a collector structure; characterized in that: The collector structure is a multi-layer structure, which includes, from the bottom layer to the top layer, a P+ collector region and an N+ collector region, an N+ buffer layer located above the P+ collector region and the N+ collector region, an N drift region located above the N+ buffer layer, and a surface structure located above the N drift region. The collector contact of the P+ collector region is an ohmic contact, and the collector contact of the N+ collector region is a Schottky contact. The N+ collector region is made of silicon carbide material, and the P+ collector region, N+ buffer layer, N drift region, and surface structure are all made of silicon material; The surface structure includes a plurality of P-type base regions, all of which are embedded on the top of the N-drift region, a JFET region is formed between adjacent P-type base regions, two N+ emitter regions and one P+ emitter region are arranged on each P-type base region, wherein the N+ emitter region is close to the edge of the P-type base region, the P+ emitter region is located between the two N+ emitter regions, and a gate is arranged above each JFET region; the surface structure also includes a top emitter arranged above the JFET region, the gate, the N+ emitter region, and the P+ emitter region; The P+ emitter region is deeply diffused, and its depth is less than that of the P-type base region.
Citation Information
Patent Citations
RC-IGBT (reverse conducting-insulated gate bipolar transistor) device and preparation method thereof
CN108122971A
Semiconductor Device
US20150179636A1