Operation method of memory, memory and medium

By employing redundant physical coding and control strategies in non-volatile memory, high-risk RESET operations are avoided, the write interference problem is solved, and the reliability and write speed of the memory are improved, making it suitable for high-density memory.

CN121011218APending Publication Date: 2025-11-25新存科技(武汉)有限责任公司
View PDF 5 Cites 0 Cited by

Patent Information

Application Number
CN202511012655.5
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-07-22
Publication Date
2025-11-25

AI Technical Summary

Technical Problem

In existing technologies for non-volatile memory, write interference is a serious problem, affecting data reliability. Furthermore, existing mitigation methods cannot balance storage density, write speed, and reliability.

Method used

By performing bit state transitions on the storage cells of the storage group to be operated on, adopting a redundant physical coding structure and control strategy, high-risk RESET operations are avoided, and write interference is suppressed by using set or whole-group reset operations.

Benefits of technology

It effectively reduces the probability of write interference, maintains storage density and write speed, and is suitable for high-density and high-write-frequency scenarios without increasing hardware resource consumption and complexity.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121011218A_ABST
    Figure CN121011218A_ABST
Patent Text Reader

Abstract

The embodiment of the invention provides an operation method of a memory, the memory and a medium, the memory comprises a memory array, the memory array comprises a to-be-operated memory group, the to-be-operated memory group comprises a plurality of adjacent memory units, and the operation method comprises the following steps: acquiring a current logic value of the to-be-operated memory group; under the condition that the current logic value is inconsistent with the target logic value, bit state conversion is carried out on the storage units of the to-be-operated storage group to obtain a target physical code, the logic value mapped by the target physical code is consistent with the target logic value, and the bit state conversion comprises the step of carrying out one-time setting operation on any storage unit in the to-be-operated storage group to obtain the target physical code; or performing reset operation on all the storage units of the to-be-operated storage group. According to the method, the storage density, the writing speed and the reliability are taken into consideration, and trigger factors of writing interference can be basically eliminated, so that the occurrence probability of the writing interference is remarkably reduced.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Memory devices and methods of operating the same

    CN110858500A

  • Multi-step pre-read for write operations in memory devices

    US11367484B1

  • Storage array programming method and device for resistive random access memory

    US20170301399A1

  • Defense mechanism for non-volatile memory based main memory

    US20210191797A1

  • Cleaning memory blocks using multiple types of write operations

    US20220230683A1