Output circuit, chip and electronic equipment

By introducing a voltage rate adjustment module into the output circuit to adjust the rate of change of driving voltage, the EMI problem at high transmission speed is solved, and the impact on EMI and the improvement of equipment performance is achieved.

CN222691719UActive Publication Date: 2025-03-28CHENGDU CHIPSEA INNOVATION TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202421264990.5
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-06-04
Publication Date
2025-03-28
Estimated Expiration
2034-06-04

AI Technical Summary

Technical Problem

In analog output mode with high transmission speed, the GPIO output circuit may generate electromagnetic interference (EMI), affecting the normal operation of the device.

Method used

An output circuit is designed, including a driving module, a voltage change rate adjustment module and a power module. By adjusting the voltage change rate of the driving voltage, the voltage change rate of the output signal is reduced, thereby reducing the EMI influence.

Benefits of technology

By reducing the voltage change rate of the output signal, the impact of EMI is reduced and the equipment performance in high transmission speed application scenarios is improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN222691719U_ABST
    Figure CN222691719U_ABST
Patent Text Reader

Abstract

The utility model provides an output circuit, a chip and electronic equipment, and belongs to the technical field of electronics. The output circuit comprises a driving module, a voltage change rate adjusting module and a power module; a first end of the driving module is used for receiving an input signal of the output circuit, a second end of the driving module is used for receiving a driving voltage, and a third end of the driving module is connected with a first end of the voltage change rate adjusting module; the second end of the voltage change rate adjusting module is connected with the driving end of the power module; and the output end of the power module is used for outputting an output signal of the output circuit. According to the invention, the influence of electromagnetic interference can be reduced.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of electronic technology, and in particular to an output circuit, a chip and an electronic device. Background Art

[0002] In the field of electronic chips, GPIO (General Purpose Input and Output) is a very flexible interface that can realize multiple functions such as digital input, digital output, analog input and analog output. Through GPIO, the internal signals or data of the chip can be connected and interacted with the external circuit.

[0003] In analog output, GPIO converts digital domain signals into analog domain signals, uses PAD (chip pin pad) as the output port, and transmits analog domain signals to external circuits. In this output mode, if the transmission speed is high, electromagnetic waves may be generated, which will be emitted externally and interfere with other parts of the device or other external devices, that is, EMI (Electromagnetic Interference). EMI can be classified as conducted or radiated according to its coupling medium. Conducted EMI is coupled to components in a conducted manner through parasitic impedance and power and ground connections, and radiated EMI is coupled to components in a radiated manner in space.

[0004] Therefore, in some application scenarios with high requirements for transmission speed, it is necessary to consider the EMI impact in analog output mode, and an output circuit that can reduce the EMI impact is urgently needed. Utility Model Content

[0005] In order to solve the problems of the prior art, the embodiments of the present application provide an output circuit, a chip and an electronic device, which can reduce the impact of EMI. The technical solution is as follows:

[0006] According to one aspect of the present application, an output circuit is provided, the output circuit comprising a driving module, a voltage change rate adjustment module and a power module;

[0007] The first end of the driving module is used to receive the input signal of the output circuit, the second end of the driving module is used to receive the driving voltage, and the third end of the driving module is connected to the first end of the voltage change rate regulating module;

[0008] The second end of the voltage change rate regulating module is connected to the driving end of the power module;

[0009] The output end of the power module is used to output the output signal of the output circuit.

[0010] According to another aspect of the present application, a chip is provided, comprising the above-mentioned output circuit.

[0011] According to another aspect of the present application, an electronic device is provided, comprising the above-mentioned output circuit.

[0012] In the present application, the output circuit may include a driving module, a voltage change rate regulating module and a power module, the driving voltage is connected through the driving module, the voltage change rate of the driving voltage connected to the driving end of the power module is reduced through the voltage change rate regulating module, and the output signal with a reduced voltage change rate is outputted by the power module accordingly. The greater the voltage change rate of the output signal and the higher the frequency, the greater the EMI impact generated; the smaller the voltage change rate of the output signal and the lower the frequency, the smaller the EMI impact generated. Therefore, on the basis of the output signal with a reduced output voltage change rate, the output circuit provided in the present application can reduce the EMI impact. BRIEF DESCRIPTION OF THE DRAWINGS

[0013] Further details, features and advantages of the present application are disclosed in the following description of exemplary embodiments in conjunction with the accompanying drawings, in which:

[0014] Figure 1 A schematic diagram of an output circuit provided according to an exemplary embodiment of the present application is shown;

[0015] Figure 2 A schematic diagram of a voltage change rate regulating module provided according to an exemplary embodiment of the present application is shown;

[0016] Figure 3 A schematic diagram showing a first voltage change rate adjustment module configuration according to an exemplary embodiment of the present application is shown;

[0017] Figure 4 A schematic diagram of a second voltage change rate adjustment module configuration according to an exemplary embodiment of the present application is shown;

[0018] Figure 5 A schematic diagram showing a third voltage change rate adjustment module configuration according to an exemplary embodiment of the present application is shown;

[0019] Figure 6 A schematic diagram showing a connection mode between a first voltage change rate regulating submodule and a first shutdown submodule according to an exemplary embodiment of the present application is shown;

[0020] Figure 7 A schematic diagram showing a second connection mode between the first voltage change rate regulating submodule and the first shutdown submodule provided according to an exemplary embodiment of the present application is shown;

[0021] Figure 8 A schematic diagram showing a connection method between a first second voltage change rate regulating submodule and a second shutdown submodule provided according to an exemplary embodiment of the present application is shown;

[0022] Fig. 9 A schematic diagram of a second connection mode between a second voltage change rate regulating submodule and a second shutdown submodule provided according to an exemplary embodiment of the present application is shown.

[0023] In the figure,

[0024] 1. Driving module; 11. First driving submodule; 12. Second driving submodule; 2. Voltage change rate regulating module; 21. Voltage dividing unit; 22. Switching unit; 23. First voltage change rate regulating submodule; 24. Second voltage change rate regulating submodule; 3. Power module; 31. First power submodule; 32. First power submodule; 4. Shutdown module; 41. First shutdown submodule; 42. Second shutdown submodule. DETAILED DESCRIPTION

[0025] The embodiments of the present application will be described in more detail below with reference to the accompanying drawings. Although certain embodiments of the present application are shown in the accompanying drawings, it should be understood that the present application can be implemented in various forms and should not be construed as being limited to the embodiments described herein. Instead, these embodiments are provided to provide a more thorough and complete understanding of the present application. It should be understood that the drawings and embodiments of the present application are only for exemplary purposes and are not intended to limit the scope of protection of the present application.

[0026] The term "including" and its variations used in this document are open inclusions, that is, "including but not limited to". The term "based on" means "based at least in part on". The term "one embodiment" means "at least one embodiment"; the term "another embodiment" means "at least one other embodiment"; the term "some embodiments" means "at least some embodiments". Relevant definitions of other terms will be given in the description below. It should be noted that the concepts of "first", "second", etc. mentioned in this application are only used to distinguish different devices, modules or units, and are not used to limit the order or interdependence of the functions performed by these devices, modules or units.

[0027] It should be noted that the modifications of "one" and "plurality" mentioned in the present application are illustrative rather than restrictive, and those skilled in the art should understand that unless otherwise clearly indicated in the context, it should be understood as "one or more".

[0028] The names of the messages or information exchanged between multiple devices in the embodiments of the present application are only used for illustrative purposes and are not used to limit the scope of these messages or information.

[0029] An embodiment of the present application provides an output circuit. The detection circuit provided in this embodiment can be integrated in a chip or set in an electronic device.

[0030] like Figure 1 As shown in the output circuit schematic diagram, the output circuit may include a driving module 1, a voltage change rate adjustment module 2 and a power module 3.

[0031] The first end of the driving module 1 is used to receive an input signal of the output circuit, the second end of the driving module 1 is used to receive a driving voltage, and the third end of the driving module 1 is connected to the first end of the voltage change rate regulating module 2;

[0032] The second end of the voltage change rate regulating module 2 is connected to the driving end of the power module 3;

[0033] The output end of the power module 3 is used to output the output signal of the output circuit.

[0034] The driving voltage refers to the voltage used to drive the power module 3 to work.

[0035] The implementation principle is as follows:

[0036] In a possible implementation, the input signal of the output circuit may include a digital signal inside the chip, and the input signal may be used as a control signal of the driving module 1 to control the on or off of the second terminal and the third terminal of the driving module 1. When the input signal of the output circuit is at the on level, the second terminal and the third terminal of the driving module 1 are turned on, so that the voltage of the third terminal of the driving module 1 increases or decreases to the driving voltage received by the second terminal.

[0037] The first end of the voltage change rate regulating module 2 can receive the third terminal voltage of the driving module 1, that is, the above-mentioned driving voltage, and output the driving voltage after adjusting the voltage change rate at its second end. When it is necessary to reduce the impact of EMI, the voltage change rate regulating module 2 can reduce the voltage change rate of the driving voltage, that is, slow down the rising edge and falling edge of the driving voltage.

[0038] When the driving end of the power module 3 receives the driving voltage with a reduced voltage change rate, it can output an output signal with a reduced voltage change rate accordingly. The greater the voltage change rate of the output signal and the higher the frequency, the greater the EMI impact generated; the smaller the voltage change rate of the output signal and the lower the frequency, the smaller the EMI impact generated. Therefore, on the basis of outputting an output signal with a reduced voltage change rate, the output circuit provided in this embodiment can reduce the EMI impact.

[0039] Optionally, the voltage change rate regulating module 2 may include a voltage dividing unit 21, a first end of the voltage dividing unit 21 is connected to the third end of the driving module 1, and a second end of the voltage dividing unit 21 is connected to the driving end of the power module 3. The voltage dividing unit 21 may include a device with impedance and current flow, such as a resistor, a reverse ratio tube, etc., so that the voltage change rate of the driving voltage can be reduced.

[0040] Further, see Figure 2 The schematic diagram of the voltage change rate regulation module is shown, and the voltage change rate regulation module 2 may also include a switch unit 22, a first end of the switch unit 22 is connected to a first end of the voltage divider unit 21, a second end of the switch unit 22 is connected to a second end of the voltage divider unit 21, and a third end of the switch unit 22 is used to receive an anti-interference control signal.

[0041] Among them, the switch unit 22 may include a PMOS (Positive channel Metal Oxide Semiconductor, P-channel Metal Oxide Semiconductor) tube, an NMOS (Negative channel Metal Oxide Semiconductor, N-channel Metal Oxide Semiconductor) tube and other switch tubes. This embodiment does not limit the specific circuit of the switch unit 22.

[0042] In a possible implementation, the switch unit 22 can be connected in parallel with the voltage divider unit 21, and the switch unit 22 can be turned on or off by the anti-interference control signal. When the switch unit 22 is turned on, the voltage divider unit 21 is not connected, and the voltage change rate adjustment module 2 can be regarded as a regulation rate of 0, and the output circuit works in the normal mode; when the switch unit 22 is turned off, the voltage divider unit 21 is connected, and the voltage change rate adjustment module 2 can reduce the voltage change rate of the driving voltage, and the output circuit works in the low EMI mode.

[0043] On this basis, in some application scenarios with high transmission speed requirements, the output circuit can be switched to low EMI mode through an anti-interference control signal. In application scenarios without transmission speed requirements, the output circuit can be switched to normal mode through an anti-interference control signal, thereby improving the flexibility of the application output circuit.

[0044] Optionally, the driving module 1 may include a first driving sub-module 11 and a second driving sub-module 12 .

[0045] The first end of the first driver module 11 is used to receive an input signal of the output circuit, and the second end of the first driver module is used to receive a first driver voltage;

[0046] The first end of the second driver module 12 is used to receive the inverted signal of the input signal of the output circuit, and the second end of the second driver module is used to receive the second driver voltage;

[0047] The first driver voltage and the second driver voltage have opposite levels. For example, the first driver voltage may refer to a high level voltage (such as a power supply voltage), and the second driver voltage may refer to a low level voltage (such as a zero potential voltage), and vice versa. This embodiment does not limit the specific settings of the first driver voltage and the second driver voltage.

[0048] Optionally, the power module 3 may include a first power sub-module 31 and a second power sub-module 32, the driving end of the power module 3 includes a first sub-driving end of the first power sub-module 31 and a second sub-driving end of the second power sub-module 32, and at least one of the first sub-driving end and the second sub-driving end is connected to the second end of the voltage change rate regulating module 2.

[0049] The first end of the first power submodule 31 is used to receive the first output voltage, and the second end is connected to the output end of the power module 3;

[0050] The first end of the second power submodule 32 is used to receive the second output voltage, and the second end is connected to the output end of the power module 3;

[0051] The voltage value of the output signal of the output circuit is between the first output voltage and the second output voltage.

[0052] The first output voltage and the second output voltage may be analog domain voltages. The first output voltage and the second output voltage have opposite levels. For example, the first output voltage may refer to a high level voltage (such as a power supply voltage), and the second output voltage may refer to a low level voltage (such as a zero potential voltage), and vice versa. This embodiment does not limit the specific settings of the first output voltage and the second output voltage.

[0053] As a specific example, the first driver submodule 11 may include a PMOS tube, a gate (i.e., the first end) for receiving an input signal of an output circuit, a source (i.e., the second end) for receiving a power supply voltage (i.e., the first driver subvoltage), and a drain (i.e., the third end) connected to the first end of the voltage change rate regulating module 2, or connected to the first sub-driver end of the first power submodule 31.

[0054] The second driver submodule 12 may include an NMOS tube, the gate (i.e., the first end) is used to receive the inverted signal of the input signal of the output circuit, the source (i.e., the second end) is used to be grounded (i.e., the second driver voltage), and the drain (i.e., the third end) is connected to the first end of the voltage change rate adjustment module 2, or to the second sub-driver end of the second power submodule 32. Among them, an inverter unit may be provided between the input end of the output circuit and the first end of the second driver submodule 12 to obtain the inverted signal of the input signal.

[0055] The first power sub-module 31 may include an NMOS tube, the gate (i.e., the first sub-driving end) is connected to the second end of the voltage change rate regulating module 2, or is connected to the third end of the first driving sub-module 11, the source (i.e., the first end) is used for grounding (i.e., the first output voltage), and the drain (i.e., the second end) is connected to the output end.

[0056] The second power sub-module 32 may include a PMOS tube, the gate (i.e., the second sub-driving end) is connected to the second end of the voltage change rate adjustment module 2, or is connected to the third end of the first driving sub-module 11, the source (i.e., the first end) is used to receive the power supply voltage (i.e., the second output voltage), and the drain (i.e., the second end) is connected to the output end.

[0057] When the input signal is at a low level, the first driving submodule 11 is turned on, and the gate voltage of the first power submodule 31 is pulled high, so that the first power submodule 31 is turned on; the inverted signal of the input signal is at a high level, and the second driving submodule 12 is turned on, and the gate voltage of the second power submodule 32 is pulled low, so that the second power submodule 32 is turned on. On this basis, the output end of the power module can form an output signal based on the first output voltage and the second output voltage.

[0058] It can be seen that the voltage change rate adjustment module 2 can be arranged between the first driving submodule 11 and the first power submodule 31 (such as Figure 3 As shown), it can also be arranged between the second driving submodule 12 and the second power submodule 32 (as shown Figure 4 Alternatively, it can also be set between the first driving submodule 11 and the first power submodule 31 and between the second driving submodule 12 and the second power submodule 32 (as shown in FIG. Figure 5 That is to say, the voltage change rate regulating module 2 may include a first voltage change rate regulating submodule 23, or a second voltage change rate regulating submodule 24, or both the first voltage change rate regulating submodule 23 and the second voltage change rate regulating submodule 24.

[0059] In this embodiment, the portion of the voltage change rate regulating module 2 disposed between the first driving submodule 11 and the first power submodule 31 is referred to as a first voltage change rate regulating submodule 23. A first end of the first voltage change rate regulating submodule 23 is connected to a third end of the first driving submodule 11, and a second end of the first voltage change rate regulating submodule 23 is connected to a first sub-driving end of the power module 3 (i.e., a first sub-driving end of the first power submodule 31), so as to regulate the voltage change rate of the first sub-driving voltage received by the first sub-driving end.

[0060] The portion of the voltage change rate regulating module 2 disposed between the second driving submodule 12 and the second power submodule 32 is referred to as a second voltage change rate regulating submodule 24. A first end of the second voltage change rate regulating submodule 24 is connected to a third end of the second driving submodule 12, and a second end of the second voltage change rate regulating submodule 24 is connected to a second sub-driving end of the power module 3 (i.e., a second sub-driving end of the second power submodule 32), so as to regulate the voltage change rate of the second sub-driving voltage received by the second sub-driving end.

[0061] The implementation principles of the first voltage change rate regulating submodule 23 and the second voltage change rate regulating submodule 24 are the same as the implementation principles of the voltage change rate regulating module 2 introduced above, and will not be repeated here.

[0062] Optionally, the output circuit may further include a shutdown module 4, and the shutdown module 4 may include a first shutdown submodule 41 and a second shutdown submodule 42. Without considering the voltage change rate adjustment module 2, the first shutdown submodule 41 and the first driving submodule 11 may constitute an inverter circuit, and the second shutdown submodule 42 and the second driving submodule 12 may constitute another inverter circuit, so as to enhance the driving capability of the first sub-driving voltage received by the first sub-driving terminal and the driving capability of the second sub-driving voltage received by the second sub-driving terminal.

[0063] As a specific example, corresponding to the specific examples of the first driver submodule 11 and the second driver submodule 12 mentioned above, the first shutdown submodule 41 may include an NMOS tube, the gate (i.e., the first end) is used to receive the input signal of the output circuit, the source (i.e., the second end) is used to be grounded (i.e., the first shutdown voltage), and without considering the voltage change rate adjustment module 2, the drain is connected to the third end of the first driver submodule 11 and the first sub-driver end of the first power submodule 31.

[0064] The second shutdown submodule 42 may include a PMOS tube, a gate (i.e., the first end) being used to receive an inverted signal of an input signal of an output circuit, a source (i.e., the second end) being used to receive a power supply voltage (i.e., a second shutdown voltage), and without considering the voltage change rate regulating module 2, a drain being connected to the third end of the second driving submodule 12 and the second sub-driving end of the second power submodule 32.

[0065] The first shutdown voltage and the second shutdown voltage refer to voltages used to shut down the power module 3 .

[0066] When the input signal is at a high level, the first shutdown submodule 41 is turned on, the first driving submodule 11 is turned off, and the gate voltage of the first power submodule 31 is pulled down, so that the first power submodule 31 is turned off; the inverted signal of the input signal is at a low level, the second shutdown submodule 42 is turned on, the second driving submodule 12 is turned off, and the gate voltage of the second power submodule 32 is pulled up, so that the second power submodule 32 is turned off. On this basis, the output end of the power module can be in a suspended state.

[0067] Optionally, in the case of setting the first voltage change rate regulating submodule 23, the first voltage change rate regulating submodule 23 and the first shutdown submodule 41 can have two connection modes, such as Figure 6 and Figure 7 shown.

[0068] Reference Figure 6 The first connection mode of the first voltage change rate regulating submodule and the first shutdown submodule is shown, wherein the first end of the first shutdown submodule 41 is used to receive the input signal of the output circuit, the second end of the first shutdown submodule 41 is used to receive the first shutdown voltage, and the third end of the first shutdown submodule 41 is connected to the second end of the first voltage change rate regulating submodule 41. The first shutdown voltage and the first driving subvoltage are opposite in level.

[0069] Reference Figure 7 The second connection mode of the first voltage change rate regulating submodule and the first shutdown submodule is shown, wherein the first end of the first shutdown submodule 41 is used to receive the input signal of the output circuit, the second end of the first shutdown submodule 41 is used to receive the first shutdown voltage, and the third end of the first shutdown submodule 41 is connected to the first end of the first voltage change rate regulating submodule 23. Figure 6 The difference of the first connection mode shown is that the first voltage change rate regulating submodule 23 is also arranged between the first shutdown submodule 41 and the first power submodule 31. In some application scenarios, when the first shutdown submodule 41 is turned on, the voltage change rate of the first shutdown voltage received by the first sub-driving end can be reduced, thereby further reducing the impact of EMI.

[0070] Optionally, in the case of setting the second voltage change rate regulating submodule 24, the second voltage change rate regulating submodule 24 and the second shutdown submodule 42 can have two connection modes, such as Figure 8 and Fig. 9 shown.

[0071] Reference Figure 8 The first connection mode of the second voltage change rate regulating submodule and the second shutdown submodule is shown, wherein the first end of the second shutdown submodule 42 is used to receive the inverted signal of the input signal of the output circuit, the second end of the second shutdown submodule 42 is used to receive the second shutdown voltage, and the third end of the second shutdown submodule 42 is connected to the second end of the second voltage change rate regulating submodule 24. The second shutdown voltage and the second driving subvoltage are opposite in level.

[0072] Reference Fig. 9 The second connection mode of the second voltage change rate regulating submodule and the second shutdown submodule is shown, wherein the first end of the second shutdown submodule 42 is used to receive the inverted signal of the input signal of the output circuit, the second end of the second shutdown submodule 42 is used to receive the second shutdown voltage, and the third end of the second shutdown submodule 42 is connected to the first end of the second voltage change rate regulating submodule 24. Figure 8The difference from the first connection method shown is that the second voltage change rate regulating submodule 24 is also arranged between the second shutdown submodule 42 and the second power submodule 32. In some application scenarios, when the second shutdown submodule 42 is turned on, the voltage change rate of the second shutdown voltage received by the second sub-driving end can be reduced, thereby further reducing the EMI impact.

[0073] The embodiments of the present application can achieve the following beneficial effects:

[0074] In the present application, the output circuit may include a driving module, a voltage change rate regulating module and a power module, the driving voltage is connected through the driving module, the voltage change rate of the driving voltage connected to the driving end of the power module is reduced through the voltage change rate regulating module, and the output signal with a reduced voltage change rate is outputted by the power module accordingly. The greater the voltage change rate of the output signal and the higher the frequency, the greater the EMI impact generated; the smaller the voltage change rate of the output signal and the lower the frequency, the smaller the EMI impact generated. Therefore, on the basis of the output signal with a reduced output voltage change rate, the output circuit provided in the present application can reduce the EMI impact.

[0075] The exemplary embodiment of the present application also provides a chip, including the output circuit provided by the embodiment of the present application. The output circuit may include a driving module, a voltage change rate adjustment module and a power module, the driving voltage is connected through the driving module, the voltage change rate of the driving voltage connected to the driving end of the power module is reduced through the voltage change rate adjustment module, and the output signal with a reduced voltage change rate is outputted by the power module accordingly. The greater the voltage change rate of the output signal and the higher the frequency, the greater the EMI impact generated; the smaller the voltage change rate of the output signal and the lower the frequency, the smaller the EMI impact generated. Therefore, the chip provided by the present application can reduce the impact of EMI and improve chip performance.

[0076] The exemplary embodiment of the present application also provides an electronic device, including the output circuit provided by the embodiment of the present application. The output circuit may include a driving module, a voltage change rate adjustment module and a power module, the driving voltage is connected through the driving module, the voltage change rate of the driving voltage connected to the driving end of the power module is reduced through the voltage change rate adjustment module, and the output signal with a reduced voltage change rate is outputted by the power module accordingly. The greater the voltage change rate of the output signal and the higher the frequency, the greater the EMI impact generated; the smaller the voltage change rate of the output signal and the lower the frequency, the smaller the EMI impact generated. Therefore, the electronic device provided by the present application can reduce the impact of EMI and improve the performance of the electronic device.

Claims

1. An output circuit, characterized in that: The output circuit includes a driving module, a voltage change rate adjustment module and a power module; The first end of the driving module is used to receive the input signal of the output circuit, the second end of the driving module is used to receive the driving voltage, and the third end of the driving module is connected to the first end of the voltage change rate regulating module; The second end of the voltage change rate regulating module is connected to the driving end of the power module; The output end of the power module is used to output the output signal of the output circuit.

2. The output circuit according to claim 1, characterized in that: The voltage change rate regulating module includes a voltage dividing unit; The first end of the voltage dividing unit is connected to the third end of the driving module, and the second end of the voltage dividing unit is connected to the driving end of the power module.

3. The output circuit according to claim 2, characterized in that: The voltage change rate regulating module also includes a switch unit; The first end of the switch unit is connected to the first end of the voltage dividing unit, the second end of the switch unit is connected to the second end of the voltage dividing unit, and the third end of the switch unit is used to receive an anti-interference control signal.

4. The output circuit according to claim 1, characterized in that: The driving module includes a first driving submodule and a second driving submodule; The first end of the first driver module is used to receive an input signal of the output circuit, and the second end of the first driver module is used to receive a first driver voltage; The first end of the second driver module is used to receive the inverted signal of the input signal of the output circuit, and the second end of the second driver module is used to receive the second driver voltage; The first driving sub-voltage and the second driving sub-voltage are at opposite levels.

5. The output circuit according to claim 4, characterized in that: The voltage change rate regulating module includes a first voltage change rate regulating submodule, and the driving end of the power module includes a first sub-driving end; The first end of the first voltage change rate regulating submodule is connected to the third end of the first driving submodule, and the second end of the first voltage change rate regulating submodule is connected to the first sub-driving end of the power module.

6. The output circuit according to claim 5, characterized in that: The output circuit further includes a shutdown module, and the shutdown module includes a first shutdown submodule; The first end of the first shutdown submodule is used to receive an input signal of the output circuit, the second end of the first shutdown submodule is used to receive a first shutdown voltage, and the third end of the first shutdown submodule is connected to the second end of the first voltage change rate regulating submodule; The first turn-off voltage and the first driving sub-voltage are at opposite levels.

7. The output circuit according to claim 5, characterized in that: The output circuit further includes a shutdown module, and the shutdown module includes a first shutdown submodule; The first end of the first shutdown submodule is used to receive an input signal of the output circuit, the second end of the first shutdown submodule is used to receive a first shutdown voltage, and the third end of the first shutdown submodule is connected to the first end of the first voltage change rate regulating submodule; The first turn-off voltage and the first driving sub-voltage are at opposite levels.

8. The output circuit according to claim 4, characterized in that: The voltage change rate regulating module includes a second voltage change rate regulating submodule, and the driving end of the power module includes a second sub-driving end; The first end of the second voltage change rate regulating submodule is connected to the third end of the second driving submodule, and the second end of the second voltage change rate regulating submodule is connected to the second sub-driving end of the power module.

9. The output circuit according to claim 8, characterized in that: The output circuit further comprises a shutdown module, wherein the shutdown module comprises a second shutdown submodule; The first end of the second shutdown submodule is used to receive the inverted signal of the input signal of the output circuit, the second end of the second shutdown submodule is used to receive the second shutdown voltage, and the third end of the second shutdown submodule is connected to the second end of the second voltage change rate regulating submodule; The second turn-off voltage and the second driving sub-voltage are at opposite levels.

10. The output circuit according to claim 8, characterized in that: The output circuit further comprises a shutdown module, wherein the shutdown module comprises a second shutdown submodule; The first end of the second shutdown submodule is used to receive the inverted signal of the input signal of the output circuit, the second end of the second shutdown submodule is used to receive the second shutdown voltage, and the third end of the second shutdown submodule is connected to the first end of the second voltage change rate regulating submodule; The second turn-off voltage and the second driving sub-voltage are at opposite levels.

11. The output circuit according to claim 5, characterized in that: The power module comprises a first power submodule and a second power submodule, the driving end of the power module comprises a first sub-driving end of the first power submodule and a second sub-driving end of the second power submodule, and at least one of the first sub-driving end and the second sub-driving end is connected to the second end of the voltage change rate regulating module; The first end of the first power submodule is used to receive the first output voltage, and the second end is connected to the output end of the power module; The first end of the second power submodule is used to receive the second output voltage, and the second end is connected to the output end of the power module; A voltage value of an output signal of the output circuit is between the first output voltage and the second output voltage.

12. A chip, characterized in that: The method comprises the output circuit as claimed in any one of claims 1 to 11.

13. An electronic device, characterized in that: The method comprises the output circuit as claimed in any one of claims 1 to 11.