Power supply control method and system, electronic device, and storage medium

By using high-speed analog-to-digital converters and programmable logic chips for digital signal processing, combined with power-on self-learning and closed-loop control, the problem of slow power control response is solved, achieving fast steady-state entry and high-performance power control.

CN114884304BActive Publication Date: 2026-04-21GUYING TECH (SHENZHEN) CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
GUYING TECH (SHENZHEN) CO LTD
Filing Date
2021-11-01
Publication Date
2026-04-21

AI Technical Summary

Technical Problem

Conventional power control methods have slow response times, cannot quickly reach a steady state, and deviate from the set value, making it difficult to meet the needs of high-end applications such as photovoltaic coating and semiconductor coating.

Method used

It employs a high-speed analog-to-digital converter and a programmable logic chip for digital signal processing, combined with power-on self-learning and closed-loop control, to quickly adjust load characteristics and achieve stable voltage, stable current and stable power control through high-speed digital signal processing.

Benefits of technology

It achieves ultra-fast start-up response with energy offset of less than 10%, meeting the needs of fields such as photovoltaic coating and semiconductor coating, reducing the difficulty of analog circuit design, and improving response characteristics and calibration convenience.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN114884304B_ABST
    Figure CN114884304B_ABST
Patent Text Reader

Abstract

The application belongs to the technical field of power supply, and particularly relates to a power supply control method and system, electronic equipment and storage medium. The method comprises the following steps: acquiring setting data from a memory, an upper computer or a device panel as a setting value; collecting sampling data through a high-speed analog-to-digital converter, and performing high-speed digital signal processing by using a programmable logic chip, and then performing stable voltage, stable current and stable power control; acquiring control parameters corresponding to the load characteristics closest to the current setting value from the storage data as the initial data of starting up, or quickly searching for the corresponding output real-time tracking reference value and the intermediate state value of loop control; and through closed-loop control, the output reaches the setting value for different load characteristics. The application reduces the design difficulty of analog circuit, improves the response characteristics, and is convenient for realizing higher performance power supply control; meanwhile, the signal processing can be dynamically realized by adjusting the register parameters, which is convenient for automatic calibration and mass production.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention belongs to the field of power supply technology, specifically relating to a power control method, system, electronic device, and storage medium. Background Technology

[0002] Conventional power supply control methods typically control DC output voltage and cannot control pulsed energy output. Conventional pulsed power supply control methods generally use analog true RMS converters, which are complex to design. Furthermore, the response time of analog true RMS converters is in the millisecond range, resulting in slow power supply response.

[0003] In conventional digital power supply closed-loop systems, the loop bandwidth is generally much lower than the PWM (Pulse Width Modulation) or PFM (Pulse Frequency Modulation) carrier frequency. In some high-end applications, such as photovoltaic coating where the pulse energy response time is in the microsecond (µs~ms) range for both on and off states, or in semiconductor coating applications where the response time is in the microsecond range for both on and off states, conventional fully closed-loop control methods typically have a response time >300µs. Within the 1ms timeframe of energy transmission, the energy deviation from the setpoint can be at least 30%. Conventional control methods primarily rely on slow open-loop soft-start or closed-loop soft-start, requiring milliseconds for response completion after each shutdown and restart. This results in slow power supply response, hindering rapid steady-state entry and failing to meet the demands of photovoltaic coating, semiconductor coating, and other related fields.

[0004] Conventional power supplies typically use analog circuits to process RMS values, resulting in slow response. Fine-tuning of gain and offset (compensation) in analog circuits requires manual adjustment, which is troublesome for mass production and requires experienced engineers to manually calibrate. Summary of the Invention

[0005] To address the problems of slow power response, energy deviation from set values, and inability to quickly reach steady state in existing power control methods, this invention provides a power control method, system, electronic device, and storage medium.

[0006] This invention is achieved using the following technical solution:

[0007] A power supply control method, the method comprising:

[0008] The setting data is obtained from the memory, host computer or device panel as the setting value. The setting data is the data preset on the memory, host computer or device panel. The current setting value, voltage setting value and power setting value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, a periodic voltage effective value and a periodic equivalent power are obtained respectively.

[0009] The sampling data is acquired by a high-speed analog-to-digital converter, and then processed by a programmable logic chip to achieve high-speed digital signal processing, followed by voltage, current and power stabilization control.

[0010] The control parameters corresponding to the load characteristics that are closest to the current set value are obtained from the stored data as the initial data for startup, or the corresponding output real-time tracking reference value and the intermediate state value of the loop control are quickly found.

[0011] For different load characteristics, closed-loop control is used to make the output reach the set value.

[0012] Furthermore, the sampling data is acquired through a high-speed analog-to-digital converter, and after high-speed digital signal processing using a programmable logic chip, voltage, current, and power stabilization are applied in common applications.

[0013] Furthermore, in scenario applications, boot-up self-learning: acquire the load characteristics of a specific scenario and record the load characteristics and various intermediate values ​​under the scenario; before the next boot, obtain the various intermediate values ​​required to output the target value through querying, then quickly adjust to achieve the target value required for the current scenario, and then enter the closed loop.

[0014] Furthermore, in the same application scenario, if the output setting value is not adjusted, the intermediate state value before each shutdown is recorded, and then quickly adjusted to reach the target value required for the current scenario before entering the closed loop.

[0015] As a further embodiment of the present invention, the setting data is data pre-set in a memory, a host computer, or a device panel, and the output current, voltage, and power corresponding to different duty cycles and PWM frequencies of the setting data.

[0016] Furthermore, the power-on process of entering a closed-loop state and recording the soft-start process also includes power-on for 0 to n pulse width modulation cycles. When n is 0, it means that power-on does not require a PWM cycle and the loop output can be directly controlled. n is an integer set manually.

[0017] Furthermore, the power-on process performs 1 to 4 pulse width modulation cycles and directly controls the loop output to increase to the self-learning output, thus entering the closed-loop state.

[0018] Furthermore, when restarting after a shutdown, the system performs 0 to n pulse width modulation cycles upon startup. The direct control loop outputs various state values ​​from the previous shutdown based on the recorded output values ​​and intermediate values, and then switches to closed-loop mode.

[0019] As a further aspect of the present invention, the initial power-on self-learning includes both closed-loop processing and open-loop processing; the self-learning control method for the closed-loop processing includes:

[0020] Control the set value obtained upon power-on and slowly increase the set value;

[0021] Record different load characteristics, and the loop control output corresponding to different loads tracks reference values ​​and various intermediate values ​​in real time;

[0022] The power is output to the corresponding load through at least one cycle, and after feedback, the set value is achieved through closed-loop control.

[0023] The goal of a soft restart is achieved by gradually increasing the reference value.

[0024] Furthermore, the self-learning control method for open-loop processing includes:

[0025] The forced loop control output increments, increasing the pulse width modulation duty cycle, and thus increasing the actual values ​​of output voltage, current, and power;

[0026] Record different load characteristics, and the loop control output corresponding to different loads tracks the reference value in real time;

[0027] The soft start target is achieved by gradually increasing the duty cycle by outputting power to the corresponding load through at least one cycle.

[0028] As a further aspect of the present invention, sampling data is acquired through a high-speed analog-to-digital converter and processed by a programmable logic chip for high-speed digital signal processing. When performing voltage, current, and power stabilization control, the sampled data is used as a feedback value and compared with the set value. After processing by the sampling circuit, the sampled data is converted into a digital signal value related to the sampled data by the analog-to-digital converter. Through gain and bias processing, the real-time value is obtained. After multiplication, periodic summation, and division by the number of samplings, the square root is taken for voltage and current, but not for power, to obtain an actual effective value or equivalent value. The error is obtained by subtracting the given value from the actual effective value or equivalent value. A value is obtained through loop control to adjust the power output.

[0029] Furthermore, the voltage sampling data is sequentially represented according to the number of samplings, and the voltage sampling data is sequentially represented by U1, U2, U3...Un, where n represents the number of samplings and U is used to specify the voltage sampling object; the current sampling data is sequentially represented according to the number of samplings, and the current sampling data is sequentially represented by I1, I2, I3...In, where n represents the number of samplings and I is used to specify the current sampling object.

[0030] Furthermore, the number of samplings is calculated based on the obtained analog-to-digital converter sampling frequency and pulse width modulation period, and the number of samplings by the high-speed analog-to-digital converter is calculated within one pulse width modulation period.

[0031] Furthermore, the set values ​​include current set values, voltage set values, and power set values. The current set values, voltage set values, and power set values ​​corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, an actual effective value is obtained. The actual effective value includes a periodic effective value of current, a periodic effective value of voltage, and a periodic equivalent power.

[0032] The present invention also includes a power control system, wherein the power control system employs the aforementioned power control method to perform high-speed response power control for various scenarios; the power control system includes a data acquisition module, a data acquisition module and a control module.

[0033] The data acquisition module is used to acquire the set data on the memory, host computer or device panel as the set value. The set data is the data preset on the memory, host computer or device panel. The current set value, voltage set value and power set value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, periodic voltage effective value and periodic equivalent power are obtained respectively.

[0034] The high-speed signal processing module is used to acquire sampled data through a high-speed analog-to-digital converter, perform high-speed digital signal processing using a programmable logic chip, and then perform voltage, current, and power stabilization control; and

[0035] The control module is used to retrieve the control parameters corresponding to the load characteristics closest to the current set value from the stored data before restarting as the initial data for restarting, or to quickly find the corresponding output real-time tracking reference value and the intermediate state value of the loop control. For different load characteristics, the output reaches the set value through closed-loop control.

[0036] This invention can also be applied to higher-speed scenarios, such as starting with a single, two, a small number, or continuous pulse wave, then stopping, and repeating this cycle. This can be achieved using open-loop pulse generation and closed-loop system adjustment. The closed-loop control does not participate in the pulse generation adjustment, but performs loop calculations during the pulse generation process. After stopping, the intermediate value of the loop control is recorded, and the pulse can be generated the next time the system starts. Alternatively, it can start and stop with low power; then increase the power slightly to start and stop again; each start gradually increases the output power until it is very close to the set target, thus completing the soft start, and then the closed loop is engaged. Direct closed-loop soft start is also possible.

[0037] The present invention also includes an electronic device comprising a memory and a processor, the memory storing a computer program, wherein the processor executes the computer program to implement the steps of a power control method.

[0038] The present invention also includes a storage medium storing a computer program that, when executed by a processor, implements the steps of a power control method.

[0039] The technical solution provided by this invention has the following beneficial effects:

[0040] This invention uses self-learning upon startup to find the control method output value that is approximately 98% close to the final control target, and then achieves the set value through closed-loop control. After each shutdown, the control method output value before shutdown and the intermediate value of the control method are recorded. Only 1-4 beats, with each beat being 25us, are used to start the control method output value from the previous working state through open-loop startup, and then slowly switch to closed-loop to achieve ultra-fast startup response. Within 1ms of startup, 4 pulses are used, totaling 100us, and the energy offset only affects about 10%.

[0041] By employing high-speed analog-to-digital converters (ADCs) and programmable logic chips, signal processing is performed followed by closed-loop control, enabling DC or pulse energy control and strategies such as voltage regulation, current regulation, and power regulation. This reduces the complexity of analog circuit design, improves response characteristics, and facilitates higher-performance power supply control. Furthermore, signal processing can be dynamically implemented by adjusting register parameters, facilitating automated calibration, mass production, and offering faster sampling response speeds, easier calibration, and greater maintainability compared to purely analog circuits. Attached Figure Description

[0042] The accompanying drawings are provided to further illustrate the invention and form part of the specification. They are used in conjunction with embodiments of the invention to explain the invention and do not constitute a limitation thereof. In the drawings:

[0043] Figure 1 This is a flowchart of a power control method according to an embodiment of the present invention.

[0044] Figure 2 This is a flowchart of the fully closed-loop processing in a power control method according to an embodiment of the present invention.

[0045] Figure 3 This is a principle block diagram of a power control method according to an embodiment of the present invention, specifically a fully closed-loop processing method.

[0046] Figure 4 This is a flowchart of open-loop processing in a power control method according to an embodiment of the present invention.

[0047] Figure 5This is a principle block diagram of a power control method according to an embodiment of the present invention, specifically a fully closed-loop processing method.

[0048] Figure 6 This is a waveform diagram of the output waveform when using analog circuits in the traditional way.

[0049] Figure 7 This is a waveform diagram of the fine-tuning output waveform for approximately four cycles in a power control method according to an embodiment of the present invention.

[0050] Figure 8 This is a block diagram illustrating the principle of current sampling control in a power supply control method according to an embodiment of the present invention.

[0051] Figure 9 This is a block diagram illustrating the principle of voltage sampling control in a power supply control method according to an embodiment of the present invention.

[0052] Figure 10 This is a block diagram illustrating the principle of power sampling control in a power control method according to an embodiment of the present invention.

[0053] Figure 11 The waveform diagrams are shown for current, voltage, and power control in a power control method according to an embodiment of the present invention.

[0054] Figure 12 This is a system block diagram of a power control system according to an embodiment of the present invention.

[0055] Figure 13 This is a system block diagram of the signal processing section in a power control system according to an embodiment of the present invention. Detailed Implementation

[0056] To make the objectives, technical solutions, and advantages of this invention clearer, the invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative and not intended to limit the invention.

[0057] like Figure 1 As shown, one embodiment of the present invention provides a power supply control method, which is applied in digital power supply control. The method includes the following steps:

[0058] S1. Obtain setting data from memory, host computer or device panel as setting value, wherein the setting data is data preset on memory, host computer or device panel, and the current setting value, voltage setting value and power setting value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, periodic voltage effective value and periodic equivalent power are obtained respectively.

[0059] S2. The sampled data is acquired through a high-speed analog-to-digital converter, and after high-speed digital signal processing using a programmable logic chip, voltage, current and power stabilization control is performed.

[0060] S3. Obtain the parameter closest to the set value from the stored data as the initial data for power-on, or quickly find the corresponding output real-time tracking reference value and various intermediate values ​​process data.

[0061] S4. For different load characteristics, closed-loop control is used to make the output reach the set value.

[0062] In this embodiment, the setting data is data pre-set in the memory, host computer, or device panel. The setting values ​​include current setting values, voltage setting values, and power setting values. The current setting values, voltage setting values, and power setting values ​​corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic effective current value, a periodic effective voltage value, and a periodic equivalent power are obtained respectively.

[0063] Furthermore, the sampling data is acquired through a high-speed analog-to-digital converter, and after high-speed digital signal processing using a programmable logic chip, voltage, current, and power stabilization are applied in common applications.

[0064] In certain application scenarios, self-learning upon startup is implemented: the load characteristics of a certain scenario are acquired and recorded. Before the next startup, various intermediate values ​​required for the output target value are obtained through querying. Then, the target value is quickly adjusted to meet the requirements of the current scenario before entering the closed loop. If the output setting value is not adjusted, the intermediate state value before each shutdown is recorded, and then the target value required for the current scenario is quickly adjusted before entering the closed loop.

[0065] For situations where the device is not powered on for an extended period, necessary self-learning is performed upon the first power-on. Furthermore, self-learning is also performed when the current, voltage, or power settings change. When the device is powered on and off for a short period of time in the same application scenario, the intermediate state before the previous power-off is recorded, and the device can be sent out normally the next time.

[0066] It should be noted that the parameter that is closest to the target value can be a set of parameters or a collection of multiple sets of parameters within a set range, which are then used in the calculation.

[0067] In one embodiment of the present invention, the initial power-on data obtained from the memory, host computer, or device panel is used as the set value. This set data is pre-set on the memory, host computer, or device panel. Different duty cycles and PWM frequencies correspond to stored historical set values ​​for current, voltage, and power. After processing by the sampling circuit, a periodic effective current value, a periodic effective voltage value, and a periodic equivalent power are obtained, respectively, and a power-on self-learning soft-start target is used. In this embodiment, after obtaining the set value, the soft-start process is recorded, and different loads are set to quickly search for process data. The power-on process enters a closed-loop state, and recording the soft-start process also includes power-on for 0 to n pulse width modulation cycles. When n is 0, it indicates that a PWM cycle is not required for power-on, and the loop output can be directly controlled. n is a manually set integer.

[0068] In one embodiment of the present invention, the pulse width modulation period is manually set to 1 to 4 PWM cycles. Then, the power-on process performs 1 to 4 pulse width modulation cycles and directly controls the loop output to increase to the output during self-learning, switching to the closed-loop state, or it can be in the fully closed-loop state.

[0069] Among them, see Figure 2 As shown, the initial power-on self-learning includes both closed-loop processing and open-loop processing. Self-learning and open-loop waveform generation are merely optional methods provided by this invention after signal processing and before entering the closed-loop control strategy; they are not the entry conditions for device power-on. The self-learning control method for full closed-loop processing includes:

[0070] S101, Control the set value obtained upon power-on, and slowly increase the set value;

[0071] S102. Record different load characteristics, and the loop control output corresponding to different loads tracks the reference value and various intermediate values ​​in real time.

[0072] S103. Power is output to the corresponding load through at least one cycle, and after feedback, the set value is achieved through closed-loop control.

[0073] S104. Achieve the soft restart goal by slowly increasing the reference value.

[0074] In this embodiment, see Figure 4 As shown, the self-learning control method for open-loop processing includes:

[0075] S111, Forced loop control output increment, increases pulse width modulation duty cycle, and increases the actual values ​​of output voltage, current and power;

[0076] S112. Record different load characteristics, and the loop control output corresponding to different loads tracks the reference value in real time.

[0077] S113. Power is output to the corresponding load through at least one cycle, and the soft start target is achieved by slowly increasing the duty cycle.

[0078] In this embodiment, the closed-loop processing controls the reference value and outputs a real-time tracking reference value; the soft-start target is achieved by gradually increasing the reference value. The flowchart of the processing is as follows: Figure 3 As shown, the set value is increased slowly. Through loop control, different load characteristics, the corresponding output of loop control, and various intermediate states are recorded. After one or more power output cycles, feedback is received, and the set value is reached through closed-loop control.

[0079] Open-loop processing involves forcibly increasing the PWM (Pulse Width Modulation) duty cycle and then observing the actual increases in output voltage, current, and power; a soft-start target is achieved by gradually increasing the duty cycle. The flowchart for this process is shown below. Figure 5 As shown, the output of the direct forced loop control increases, and the output corresponding to different load characteristics and loop control is recorded. After one or more power output cycles, the set value is reached through closed-loop control.

[0080] When powered on, it performs 0 to n pulse width modulation cycles and directly controls the loop output to increase to the output during self-learning, thus entering closed-loop state, or it can be in full closed-loop state.

[0081] In this embodiment, after power-on, the first, second, third, and fourth PWM cycles are executed sequentially, directly increasing the loop output to the level required for self-learning. Preferably, after incorporating self-learning, assuming a target requires a 50% duty cycle, the duty cycle reaches 12.5% ​​in the first PWM cycle, 25% in the second, 37.5% in the third, and 50% in the fourth, achieving a rapid soft start. After the aforementioned PWM cycles end, closed-loop control can be initiated.

[0082] In this embodiment, the output value and intermediate values ​​of the loop control are recorded before each shutdown. Specifically, the intermediate values ​​of the loop control are recorded before each shutdown. For example, in PID calculation, the formula is: a*error1 + b*error2 + c*pidout1 + d*pidout2. Here, error1 is the current sampled value, error2 is the value of the previous PWM cycle, and the same applies to pidout; pidout1 is the output of the current PID control module, and pidout2 is the output of the PID control module in the previous PWM cycle. Before stopping the output, error1, error2, pidout1, and pidout2 need to be recorded.

[0083] In this embodiment, when restarting after a shutdown, the power-on process performs 0 to n pulse width modulation cycles. The direct control loop outputs various state values ​​from the previous shutdown based on the recorded output values ​​and intermediate values, and then switches to closed-loop state.

[0084] In this embodiment, after power-on self-learning, the output value of the control strategy is found to be approximately 98% close to the final control target. Then, closed-loop control is used to reach the set value. After each subsequent shutdown, the output value of the control strategy before shutdown and the intermediate value of the control strategy are recorded. Only 1-4 pulses, with each pulse lasting 25us, are used to start the control strategy output value from the previous working state through open-loop control. Then, the closed-loop control is slowly switched in, which can achieve ultra-fast startup response. Within 1ms of startup, 4 pulses are used, totaling 100us. The energy offset only affects about 10%, which can achieve rapid entry into steady state and meet the needs of photovoltaic coating, semiconductor coating and other fields.

[0085] For example, traditional power supply control methods use the true RMS power supply output response characteristics of analog circuit designs, and their waveforms are shown in the figure below. Figure 6 As shown, the output waveform gradually increases over many pulse cycles, exceeding 750µs. However, by using the power control method of this invention to perform averaging and true RMS conversion, the output characteristics reach a final steady-state effect in only 6 cycles. Furthermore, the time for generating 4 waveforms in the open loop is approximately 100µs, and the 1ms power-on time has only a 10% impact. The waveform diagram of this invention is shown below. Figure 7 As shown.

[0086] In one embodiment of the present invention, a power control method is provided. Sampled data is compared with a set value as a feedback value. After being processed by a sampling circuit, the sampled data is converted into a digital signal value related to the sampled data by an analog-to-digital converter. After gain and bias processing, the real-time value is obtained. After multiplication, periodic summation, and division by the number of samplings, the square root is taken for voltage and current, but not for power, to obtain an actual effective value or equivalent value. The error is obtained by subtracting the given value from the actual effective value or equivalent value. A value is obtained through loop control to adjust the power output.

[0087] The voltage sampling data is characterized sequentially according to the number of samplings, and the voltage sampling data is represented by U1, U2, U3...Un, where n represents the number of samplings and U is used to specify the voltage sampling object; the current sampling data is characterized sequentially according to the number of samplings, and the current sampling data is represented by I1, I2, I3...In, where n represents the number of samplings and I is used to specify the current sampling object.

[0088] The number of samplings is calculated based on the acquired analog-to-digital converter (ADC) sampling frequency and pulse width modulation (PWM) period. The high-speed ADC samples the data within one PWM period. The setpoints include current, voltage, and power settings. After processing by the sampling circuit, an actual effective value is obtained, which includes the effective current value, effective voltage value, and equivalent power for one cycle.

[0089] Taking current, voltage, and power control as examples. Assuming the ADC (Analog-to-Digital Converter) sampling frequency is Fs = 65MHz and the PWM period is Fp = 40kHz, then the ADC samples n = Fs / Fp = 1625 times per PWM period. The sampled data are represented sequentially by U1, U2, U3...Un, where n represents the number of samples and U specifies the voltage sampling target. Similarly, the sampled data are represented sequentially by I1, I2, I3...In, where n represents the number of samples and I specifies the current sampling target. In calculating the number of samples, assuming a periodic signal is a 40kHz periodic wave, and a high-speed ADC samples once every 1 / 65ms, then one 40kHz period is 25µs. Therefore, within 25µs, the high-speed ADC samples Fs / Fp = 1625 times.

[0090] For current sampling control, see Figure 8As shown, after processing by the current sampling circuit, the ADC converts the signal into a digital value. Then, through gain and bias processing, the real-time current value is obtained. Next, it undergoes exponentiation, periodic summation, and then division by n. The square root is taken for voltage and current, but not for power, to obtain an actual effective current value. The error is calculated by subtracting the given value from the actual effective current value. This error is then used to obtain a value through loop control to adjust the power output. The bias processing is a compensation process because the value converted by the ADC is not the actual current value and is prone to containing a DC component. The formula is: Converted value * Gain + Bias = Actual Current Value. Assuming a real voltage of 500V is divided into 1.5V by a circuit, and -500V is divided into 0.5V by a circuit; and an ADC with a 2V reference and 12 bits, then 1.5V / 2V * 4096 = 3072; 0.5V corresponds to 1024, and 0V corresponds to 2048; therefore, converting 1024 and 3072 to -500V and 500V respectively, we get (1024 - 2048) * 0.48828125 = -500V. (3072-2048)*0.48828125=500V, (2048-2048)*0.48828125=-0V, so Gain=0.48828125, offset=2048; In this embodiment, there is no need to fix the positions of Gain and offset, to avoid others directly changing the current setting value proportionally and directly controlling the sampled parameters. Therefore, no Gain and offset processing is performed.

[0091] Meanwhile, assuming that one cycle of data acquisition consists of n real-time current values, with currents I1, I2, I3...In, then the effective current value for that cycle is = .

[0092] In one embodiment of the present invention, there is another calculation method, assuming that Ip1, Ip2, Ip3...Ipn data points were collected in the previous cycle, and the effective current value of the previous cycle is = The sampling data for the current period is 1, 2, 3... n;

[0093] The first valid value calculated in the current period is = {[ -I 1*I 1+I1*I1] / n};

[0094] The second valid value is calculated in the current period. {[ -I 2*Ip² + I²*I²] / n}; ...

[0095] The current period calculates the nth valid value = {[

[0096] -Ipn*Ipn+In*In] / n}.

[0097] For voltage sampling control, see Figure 9 As shown, after processing by the voltage sampling circuit, the ADC converts the signal into a digital value. Then, through gain and bias processing, the real-time voltage value is obtained. Next, it undergoes exponentiation, periodic summation, and division by n. The square root is taken for voltage and current, but not for power, to obtain an actual effective voltage value. The error is calculated by subtracting the given voltage value from the actual effective voltage value. This error is then used to obtain a value through loop control to adjust the power output. The gain and bias processing is a compensation process because the value converted by the ADC is not the actual current value and is prone to containing a DC component. The formula is: converted value * gain + bias = actual current value. Assuming a real voltage of 500V is divided into 1.5V by a circuit, and -500V is divided into 0.5V by a circuit; and an ADC with a 2V reference and 12 bits, then 1.5V / 2V * 4096 = 3072; 0.5V corresponds to 1024, and 0V corresponds to 2048; then converting 1024 and 3072 to -500V and 500V respectively, (1024-2048) * 0.48828125 = -500V, (3072-2048) * 0.48828125 = 500V, (2048-2048) * 0.48828125 = -0V, then Gain = 0.48828125, offset = 2048. In this embodiment, there is no need to fix the positions of Gain and offset. It is possible that someone could directly change the current setting value proportionally and directly control the sampled parameters. Therefore, no Gain and offset processing is performed.

[0098] Meanwhile, assuming that one cycle of data acquisition consists of n real-time voltage values, with voltages U1, U2, U3...Un, then the effective voltage value for that cycle is = .

[0099] In one embodiment of the present invention, there is another calculation method, assuming that Up1, Up2, Up3...Upn data points were collected in the previous cycle, and the effective voltage value of the previous cycle is = The sampled data for the current period are U1, U2, U3...Un;

[0100] The first valid value calculated in the current period is = {[ -U 1*U 1+U1*U1] / n};

[0101] The second valid value is calculated in the current period. {[ -U 2*Up2+U2*U2] / n}; ...

[0102] The current period calculates the nth valid value = {[ -Upn*Upn+Un*Un] / n}.

[0103] For voltage sampling control, see Figure 10 As shown, after processing by the current sampling circuit and voltage sampling circuit, the ADC converts the data into digital signal values ​​related to current and voltage. Then, through gain and bias processing, the real real-time current and voltage values ​​are obtained. Next, a multiplication process is performed, the values ​​are accumulated over a fixed period, and then divided by n to obtain an actual effective power value. The error is calculated by subtracting the given power value from the actual effective power value. This error is then used to obtain a value through loop control to adjust the power output. The gain and bias processing is a compensation process because the value converted by the ADC is not the actual current value and is prone to containing a DC component. The formula is: Converted value * Gain + Bias = Actual Current Value. Assuming a real voltage of 500V is divided into 1.5V by a circuit, and -500V is divided into 0.5V by a circuit; and an ADC with a 2V reference and 12 bits, then 1.5V / 2V * 4096 = 3072; 0.5V corresponds to 1024, and 0V corresponds to 2048; therefore, converting 1024 and 3072 to -500V and 500V respectively, we get (1024 - 2048) * 0.48828125 = -500V. (3072-2048)*0.48828125=500V, (2048-2048)*0.48828125=-0V, so Gain=0.48828125, offset=2048; In this embodiment, similarly, the positions of Gain and offset should not be fixed. It is possible that someone else directly changes the current setting value proportionally and directly controls the sampled parameters without performing Gain and offset processing.

[0104] Assuming that one cycle of data acquisition consists of n real-time voltage values ​​and n real-time current values, with voltage values ​​U1, U2, U3...Un and current values ​​I1, I2, I3...In, then the equivalent power for that cycle is = [(U1*I1+U2*I2+...+Un*In) / n].

[0105] In one embodiment of the present invention, there is another calculation method, assuming that Up1, Up2, Up3...Upn data points and Ip1, Ip2, Ip3...Ipn data points were collected in the previous cycle. The current cycle collects U1, U2, U3...Un data points and I1, I2, I3...In data points.

[0106] The first equivalent power calculated in the current period is = {[ -U 1*I 1+U1*I1] / n};

[0107] The second equivalent power calculated in the current period is = {[ -U 2*Ip² + U²*I²] / n}; ...

[0108] The current period calculates the nth equivalent power as = {[ -Upn*Ipn+Un*In] / n}.

[0109] In this invention, when calculating the effective value of current, the effective value of periodic voltage, and the periodic equivalent power, a sliding window method is used, that is, a fixed number of calculations are performed. The sliding window method is that after the first fixed number of calculations are completed, the subsequent calculations are performed in a first-in-first-out manner.

[0110] In this embodiment, the waveforms of current, voltage, and power control are as follows: Figure 11 As shown, this invention performs average-to-true RMS conversion, resulting in a simple circuit design, automated calibration support, and high efficiency for mass production. This invention overcomes the disadvantages of analog circuits, such as slow response, manual calibration, and high difficulty in mass production when processing true RMS values. By using a high-speed ADC and a programmable logic chip to process ns or microsecond-level signals, the response characteristics are greatly improved; automated calibration can be achieved by using testing equipment, facilitating mass production.

[0111] like Figure 12 As shown, an embodiment of the present invention provides a power control system, which uses the aforementioned power control method to perform high-speed response power control for various scenarios; the power control system includes a data acquisition module 11, a high-speed signal processing module 12, and a control module 13.

[0112] The data acquisition module 11 is used to acquire the set data on the memory, host computer or device panel as the set value. The set data is the data preset on the memory, host computer or device panel. The current set value, voltage set value and power set value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, periodic voltage effective value and periodic equivalent power are obtained respectively.

[0113] The high-speed signal processing module 12 is used to acquire sampled data through a high-speed analog-to-digital converter, and then perform high-speed digital signal processing using a programmable logic chip to control voltage, current and power stability.

[0114] The control module 13 is used to obtain the control parameters corresponding to the load characteristics closest to the current set value from the stored data before restarting as the initial data for restarting, or to quickly find the corresponding output real-time tracking reference value and the intermediate state value of the loop control, and to make the output reach the set value through closed-loop control for different load characteristics.

[0115] See Figure 13 As shown, a power control system of the present invention further includes:

[0116] The power-on self-learning module 14 is used to perform full closed-loop processing or open-loop processing based on the acquired set data to achieve the soft-start target. The full closed-loop processing achieves the soft-start target by slowly increasing the reference value and controlling the reference value to output the real-time tracking reference value. The open-loop processing achieves the soft-start target by forcibly increasing the pulse width modulation duty cycle according to the actual values ​​of the output voltage, current, and power and slowly increasing the duty cycle.

[0117] The closed-loop switching module 15 is used to perform 0 to n pulse width modulation cycles upon power-on, directly control the loop output to increase to the output during self-learning, and switch to the closed-loop state.

[0118] The process data recording module 16 is used to perform 0 to n pulse width modulation cycles upon power-on and directly control the loop output to increase to the output during self-learning, and switch to closed-loop state;

[0119] The startup module 17 is used to restart the machine after it has been stopped. When the machine is turned on, it performs 0 to n pulse width modulation cycles. The direct control loop outputs various state values ​​before the last shutdown based on the recorded output values ​​and intermediate values ​​before the last shutdown. Then it switches to the closed loop state, or it can be in the full closed loop state.

[0120] An embodiment of the present invention provides an electronic device, including a memory and a processor. The memory stores a computer program, and the processor executes the computer program to implement the steps in the above-described method embodiment:

[0121] The setting data is obtained from the memory, host computer or device panel as the setting value. The setting data is the data preset on the memory, host computer or device panel. The current setting value, voltage setting value and power setting value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, a periodic voltage effective value and a periodic equivalent power are obtained respectively.

[0122] The sampling data is acquired by a high-speed analog-to-digital converter, and then processed by a programmable logic chip to achieve high-speed digital signal processing, followed by voltage, current and power stabilization control.

[0123] The control parameters corresponding to the load characteristics that are closest to the current set value are obtained from the stored data as the initial data for startup, or the corresponding output real-time tracking reference value and the intermediate state value of the loop control are quickly found.

[0124] For different load characteristics, closed-loop control is used to make the output reach the set value.

[0125] In an embodiment of the present invention, a storage medium is provided on which a computer program is stored, which, when executed by a processor, implements the steps in the above-described method embodiments:

[0126] The setting data is obtained from the memory, host computer or device panel as the setting value. The setting data is the data preset on the memory, host computer or device panel. The current setting value, voltage setting value and power setting value corresponding to different duty cycles and PWM frequencies are stored historical data. After being processed by the sampling circuit, a periodic current effective value, a periodic voltage effective value and a periodic equivalent power are obtained respectively.

[0127] The sampling data is acquired by a high-speed analog-to-digital converter, and then processed by a programmable logic chip to achieve high-speed digital signal processing, followed by voltage, current and power stabilization control.

[0128] The control parameters corresponding to the load characteristics that are closest to the current set value are obtained from the stored data as the initial data for startup, or the corresponding output real-time tracking reference value and the intermediate state value of the loop control are quickly found.

[0129] For different load characteristics, closed-loop control is used to make the output reach the set value.

[0130] Those skilled in the art will understand that all or part of the processes in the methods of the above embodiments can be implemented by a computer program instructing related hardware. The computer program can be stored in a non-volatile computer-readable storage medium. When executed, the computer program can include the processes of the embodiments of the above methods. Furthermore, any references to memory, storage, databases, or other media used in the embodiments provided in this application can include at least one of non-volatile and volatile memory.

[0131] In summary, this invention uses power-on self-learning to find a control method output value that is approximately 98% close to the final control target, and then achieves the set value through closed-loop control. After each subsequent shutdown, the control method output value before shutdown and the intermediate value of the control method are recorded. Only 1-4 cycles of open-loop startup with each cycle being 25us are used to retrieve the control method output value from the previous working state, and then a slow transition to closed-loop control is achieved to realize ultra-fast startup response. Within 1ms of startup, 4 pulses are generated, totaling 100us, with energy offset affecting only about 10%. Using a high-speed analog-to-digital converter and a programmable logic chip, signal processing is performed before closed-loop control, enabling DC or pulse energy control, and implementing strategies such as voltage regulation, current regulation, and power regulation. This reduces the design difficulty of analog circuits, improves response characteristics, and facilitates higher-performance power supply control. At the same time, signal processing can be dynamically achieved by adjusting register parameters, facilitating automated calibration, mass production, faster sampling response speed than pure analog circuits, easier calibration, and higher maintainability.

[0132] The above description is merely a preferred embodiment of the present invention and is not intended to limit the present invention. Any modifications, equivalent substitutions, and improvements made within the spirit and principles of the present invention should be included within the protection scope of the present invention.

Claims

1. A power control method; characterized by, The power supply control method comprises: Obtaining setting data from a memory, an upper computer or a device panel as a setting value, wherein the setting data is data previously set on the memory, the upper computer or the device panel, different duty cycles, PWM frequencies correspond to current setting values, voltage setting values and power setting values are historical data stored, and after being processed by a sampling circuit, a period current effective value, a period voltage effective value and a period equivalent power are obtained respectively; After the sampling data is collected by a high-speed analog-to-digital converter and high-speed digital signal processing is performed by using a programmable logic chip, stable voltage, stable current and stable power control are performed, wherein the sampling frequency is calculated according to the obtained analog-to-digital converter sampling frequency and the pulse width modulation period, and the number of times of sampling of the high-speed analog-to-digital converter is calculated within one pulse width modulation period; The control parameter corresponding to the load characteristic closest to the current setting value is obtained from the stored data as the initial data of starting up, or the corresponding output real-time tracking reference value and the intermediate state value of loop control are quickly found; wherein in the scene application, the load characteristic of a specific scene is obtained, and the load characteristic and various intermediate values in the scene are recorded; before the next start-up, the required intermediate values of the output target value are obtained through the query mode, and then the target value required by the current scene is quickly adjusted to cut into the closed loop; in the same application scene, the output setting value is not adjusted, and the intermediate state value before each shutdown is recorded, and then the target value required by the current scene is quickly adjusted to cut into the closed loop. For different load characteristics, the output reaches the setting value through closed loop control.

2. The power control method of claim 1, wherein: When the sampling data is collected by a high-speed analog-to-digital converter and high-speed digital signal processing is performed by using a programmable logic chip, stable voltage, stable current and stable power control are performed, the sampling data is obtained as a feedback value, compared with the setting value, converted into a digital signal value related to the sampling data by the analog-to-digital converter after being processed by the sampling circuit, and a real-time value is obtained through gain and bias processing, multiplication processing, fixed-period summation, division by the number of times of sampling, square root in voltage and current, and not square root in power, to obtain an actual effective value or equivalent value, and an error is obtained by subtracting the given value from the actual effective value or equivalent value, and a value is obtained through loop control to adjust the power output.

3. The power control method of claim 2, wherein: The sampling data includes voltage sampling data and current sampling data, the voltage sampling data of the sampling data is sequentially represented according to the number of times of sampling, the voltage sampling data is sequentially represented by U1, U2, U3...Un, n represents the number of times of sampling, and U is used to specify the voltage sampling object; the current sampling data of the sampling data is sequentially represented according to the number of times of sampling, the current sampling data is sequentially represented by I1, I2, I3...In, n represents the number of times of sampling, and I is used to specify the current sampling object.

4. A power control system characterized by: The power supply control system uses the power supply control method in any one of claims 1-3 for high-speed response power supply control in each scene; the power supply control system comprises: The data acquisition module is used for acquiring setting data on the memory, the upper computer or the device panel as the setting value, wherein the setting data is the data previously set on the memory, the upper computer or the device panel, the current setting value corresponding to different duty cycles and PWM frequencies, the voltage setting value and the power setting value are the historical data stored, and after being processed by the sampling circuit, a period current effective value, a period voltage effective value and a period equivalent power are obtained respectively. The high-speed signal processing module is used for collecting the sampling data by the high-speed analog-to-digital converter, performing high-speed digital signal processing by using the programmable logic chip, and then performing stable voltage, stable current and stable power control. The control module is used for obtaining the control parameter corresponding to the load characteristic closest to the current setting value from the stored data as the initial data of the start-up before the start-up again, or quickly searching the intermediate state value of the output real-time tracking reference value and the loop control, and making the output reach the setting value by the closed-loop control for different load characteristics; wherein in the scene application, the start-up self-learning is as follows: the load characteristic of a specific scene is acquired, and the load characteristic and various intermediate values in the scene are recorded; before the next start-up, the various intermediate values required by the output target value are obtained by the inquiry mode, then the target value required by the current scene is quickly adjusted, and then the closed loop is cut in; in the same application scene, the output setting value is not adjusted, the intermediate state value before each shutdown is recorded, then the target value required by the current scene is quickly adjusted, and then the closed loop is cut in. 5.An electronic device comprising a memory and a processor, the memory storing a computer program, wherein, The processor executes the computer program to realize the steps of the method in any one of claims 1 to 3.

6. A storage medium storing a computer program, characterized by The computer program is executed by the processor to realize the steps of the method in any one of claims 1 to 3.

Citation Information

Patent Citations

  • High-speed pulse power supply device

    JP2009136122A

  • Switching power supply, and method and circuit for regulating output of the same

    US20040189273A1