Hybrid data stream transmission scheduling system and method based on 1394B bus

By adopting a hybrid data stream transmission scheduling system based on 1394B bus in avionics system, the problem of traditional protocols limiting bandwidth utilization is solved, high reliability and high certainty data transmission is achieved, and the transmission requirements of video stream data are met. .

CN119402313AActive Publication Date: 2025-02-07CHINESE AERONAUTICAL RADIO ELECTRONICS RES INST

Patent Information

Application Number
CN202411588053.X
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-11-08
Publication Date
2025-02-07
Estimated Expiration
2044-11-08

AI Technical Summary

Technical Problem

In avionics systems, the traditional Mil-1394B protocol limits the bandwidth utilization of the IEEE 1394B bus when improving communication stability, and cannot meet the needs of video streaming data transmission.

Method used

Using a hybrid data stream transmission and scheduling system based on 1394B bus, the high reliability and high certainty transmission of short messages and stream messages is achieved through the combination of interface control module, data handling module, data processing module and control scheduling module. Scheduling.

Benefits of technology

On the premise of making full use of the transmission bandwidth of the IEEE 1394B protocol, the certainty and reliability of data transmission are improved, and the demand for video streaming data transmission in avionics systems is met.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119402313A_ABST
    Figure CN119402313A_ABST
Patent Text Reader

Abstract

The 1394B bus-based hybrid data stream transmission scheduling system comprises an interface control module, a data carrying module, a data processing module and a control scheduling module, when a short message is sent, the control scheduling module firstly checks whether configuration information of a destination node exists locally or not; if yes, a data processing module, a data carrying module and an interface control module are called to send the short message to a destination node; when a stream message is sent, a control scheduling module firstly checks whether configuration information of a destination node exists locally, and if yes, a data processing module, a data carrying module and an interface control module are called to send handshake information to the destination node; and if the destination node replies the response within the specified time, the scheduling module is controlled to set the sending busy state of the node and send the stream message to the destination node, and after the stream message data is sent, the scheduling module is controlled to clear the sending busy state of the node and clear the handshake mark between the node and the destination node.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The invention relates to the field of airborne bus networks of avionics systems, in particular to a method for implementing transmission scheduling of mixed data streams of short messages and stream messages based on a 1394B bus. Background Art

[0002] With the development of avionics systems, traditional bus protocols (such as 1553B bus) can no longer meet the data transmission bandwidth requirements of the system. In this context, the 1394B bus is used in the aviation airborne field with its high bandwidth and high security. The SAE (society of automotive engineers) association has partially limited the 1394B bus protocol to form the SAE AS5643 protocol (i.e. Mil-1394B protocol). This protocol is widely used in airborne avionics systems with its high reliability and high stability. However, while the Mil-1394B protocol improves its communication stability, it limits the bandwidth utilization of traditional IEEE 1394B to a certain extent. Therefore, in the avionics system, when transmitting video stream data between data management and processing devices, the Mil-1394 protocol cannot meet the demand. Based on this demand, the present invention proposes a hybrid data stream transmission scheduling system and method based on the IEEE1394B bus protocol. Summary of the invention

[0003] Aiming at the demand of transmitting video stream data in avionics system, the purpose of the present invention is to provide a hybrid data stream transmission scheduling system and method based on 1394B bus, which can perform high-reliability and high-deterministic transmission scheduling for short messages and stream messages while fully utilizing the transmission bandwidth of IEEE 1394B protocol.

[0004] The object of the present invention is achieved through the following technical solutions:

[0005] A hybrid data stream transmission scheduling system based on 1394B bus, including an interface control module, a data handling module, a data processing module and a control scheduling module;

[0006] When acting as a sender, the control scheduling module periodically calls the data processing module to compose the configuration information of this node into a broadcast data frame to be sent to each node on the bus; when sending short message data, the control scheduling module first checks whether there is configuration information of the destination node locally, if not, the sending is terminated, if yes, the data processing module is called to compose the short message data into a short message data frame; when sending stream message data, the control scheduling module first checks whether there is configuration information of the destination node locally, if not, the sending is terminated, if yes, the data processing module is first called to compose a handshake data frame to the destination node, if the destination node times out and does not respond, the sending is terminated, if the destination node replies within the specified time, the control scheduling module sets the sending busy state of this node, and calls the data processing module to compose the stream message data into a stream message data frame; after the data processing module completes the corresponding data frame according to the control, the control scheduling module controls the data handling module to write the data into the link layer chip, and calls the interface control module to start the link layer chip for sending, and after the sending of the stream message data is completed, the control scheduling module clears the sending busy state of this node and clears the handshake flag between the node and the destination node;

[0007] As the receiver, the interface control module sends a receive data interrupt to the control scheduling module after the link layer chip receives the data packet. The control scheduling module then calls the data handling module to read the data frame from the link layer chip. The control data processing module then parses the data frame to extract the data. The control scheduling module performs the following processing based on the data type extracted:

[0008] If it is the configuration information of other nodes on the bus, the control scheduling module will update the configuration information of all nodes on the bus in real time;

[0009] If it is handshake information, the control scheduling module first determines whether the node is in a sending busy state. If the node is in a sending busy state, it will not respond. If the node is in a sending idle state, it will determine whether the node is in a receiving idle state. If the node is in a receiving idle state, it will set the node to a receiving busy state, and then call the data processing module, the data handling module and the interface control module to reply the response in sequence. If the node is in a receiving busy state, it will not reply the response.

[0010] If it is short message data or stream message data, the data reception of the short message data or stream message data is completed.

[0011] Preferably, the interface control module runs in the FPGA, and implements the interface control of the registers of the FPGA and the link layer chip as well as the data transmission and reception interaction.

[0012] Preferably, the data handling module completes the operation of moving data from a specified address to a specified address under the scheduling control of the control scheduling module: when sending data, the data handling module moves the 1394B frame header from the cache of the local processor to the register of the link layer chip, and moves the 1394B data from the sending cache to the ATF interface of the link layer chip; when receiving data, the data handling module moves the 1394B frame header from the register of the link layer chip to the cache of the local processor, and moves the 1394B data from the GRF interface of the link layer chip to the receiving cache.

[0013] Preferably, the data processing module processes the received or sent data under the scheduling control of the control scheduling module, and the processed data includes: when sending, judging the sending target node of the data to be sent and the length of the sent data according to the control instruction of the control scheduling module, automatically identifying whether the sent data is a short message or a stream message according to the sent data length information, and framing the short message and the stream message respectively. When framing, the short message and the stream message are distinguished through specific fields and specific identifiers; when receiving data, parsing the frame header according to the received data frame, automatically identifying the type of the data frame through specific fields and specific identifiers, and performing corresponding processing.

[0014] According to the above-mentioned scheduling method of the mixed data stream transmission scheduling system based on 1394B bus, the following steps are included:

[0015] Step 1: After the 1394B bus node starts running, the control scheduling module periodically calls the data processing module, data handling module, and interface control module to broadcast the configuration information of the node to each node on the bus;

[0016] Step 2: After the control scheduling module receives the configuration information broadcasted by other nodes on the bus through the interface control module, the data handling module and the data processing module, it updates the configuration information of all nodes on the stored bus in real time;

[0017] Step 3: When sending short message data to the destination node, the control scheduling module first checks whether there is configuration information of the destination node locally. If yes, the data processing module, data handling module and interface control module are called to send the short message to the destination node; if no, the sending is terminated;

[0018] Step 4: When sending stream message data to the destination node, the control scheduling module first checks whether there is configuration information of the destination node locally. If yes, it goes to step 5 for processing. If no, it terminates the sending.

[0019] Step 5: The control scheduling module calls the data processing module, the data handling module, and the interface control module to send a handshake message to the destination node. If the destination node does not respond within a timeout, the sending is terminated. If the destination node replies within the specified time, the control scheduling module sets the node to a busy state, and calls the data processing module, the data handling module, and the interface control module to send a stream message to the destination node, and then proceeds to step 6 for processing;

[0020] Step 6: After the stream message data is sent, the control scheduling module clears the busy state of the node and clears the handshake flag between the node and the destination node;

[0021] Step 7: After the control scheduling module receives the handshake information of other nodes through the interface control module, the data handling module and the data processing module, it first determines whether the node is in a sending busy state. If the node is in a sending busy state, it does not respond. If the node is in a sending idle state, it determines whether the node is in a receiving idle state. If the node is in a receiving idle state, it sets the node to a receiving busy state, and then calls the data processing module, the data handling module and the interface control module to reply the response in sequence. If the node is in a receiving busy state, it does not reply the response.

[0022] Step 8: When the control scheduling module receives short message data and stream message data from other nodes through the interface control module, the data transport module and the data processing module, it performs data reception processing.

[0023] The beneficial effects of the present invention are:

[0024] The present invention is based on the traditional IEEE 1394B protocol, and performs highly deterministic transmission scheduling for mixed data streams while fully utilizing the transmission bandwidth of the IEEE 1394B protocol. The present invention not only retains the high bandwidth of the IEEE 1394B bus protocol, but also improves the communication determinism and reliability of the traditional 1394B bus protocol. BRIEF DESCRIPTION OF THE DRAWINGS

[0025] Figure 1 It is a structural block diagram of the mixed data stream transmission scheduling system based on 1394B bus.

[0026] Figure 2 The present invention is a schematic diagram of the data sending process in the mixed data stream transmission scheduling method based on 1394B bus.

[0027] Figure 3 The present invention is a schematic diagram of the data receiving process in the mixed data stream transmission scheduling method based on 1394B bus. DETAILED DESCRIPTION

[0028] The present invention is further described in detail below in conjunction with the accompanying drawings and embodiments.

[0029] See also Figure 1 As shown, a hybrid data stream transmission scheduling system based on 1394B bus shown in this embodiment runs on a 1394B bus node and includes an interface control module, a data transport module, a data processing module, and a control scheduling module.

[0030] The control scheduling module is the main module of the 1394B bus node, responsible for controlling the interface control module, data handling module and data processing module.

[0031] When acting as a sender, the control scheduling module periodically calls the data processing module to compose the configuration information of this node into a broadcast data frame sent to each node on the bus. When sending short message data, the control scheduling module first checks whether there is configuration information of the destination node locally. If not, the sending is terminated. If yes, the data processing module is called to compose the short message data into a short message data frame. When sending stream message data, the control scheduling module first checks whether there is configuration information of the destination node locally. If not, the sending is terminated. If yes, the data processing module is called to compose a handshake data frame to the destination node. If the destination node does not respond after timeout, the sending is terminated. If the destination node replies within the specified time, the control scheduling module sets the sending busy state of this node and calls the data processing module to compose the stream message data into a stream message data frame; after the data processing module completes the corresponding data frame according to the control, the control scheduling module controls the data handling module to write the data into the link layer chip, and calls the interface control module to start the link layer chip for sending, and after the stream message data is sent, the control scheduling module clears the sending busy state of this node and clears the handshake flag between the destination node and the destination node.

[0032] As the receiver, the interface control module sends a receive data interrupt to the control scheduling module after the link layer chip receives the data packet. The control scheduling module then calls the data handling module to read the data frame from the link layer chip. The control data processing module then parses the data frame to extract the data. The control scheduling module performs the following processing based on the data type extracted:

[0033] If it is the configuration information of other nodes on the bus, the control scheduling module will update the configuration information of all nodes on the bus in real time.

[0034] If it is handshake information, the control scheduling module first determines whether the node is in a sending busy state. If the node is in a sending busy state, it will not respond. If the node is in a sending idle state, it will determine whether the node is in a receiving idle state. If the node is in a receiving idle state, it will set the node to a receiving busy state, and then call the data processing module, the data handling module and the interface control module to reply the response in sequence. If the node is in a receiving busy state, it will not reply the response.

[0035] If it is short message data or stream message data, the data reception of the short message data or stream message data is completed.

[0036] Assume that there are three nodes A, B, and C communicating. Any node can send short messages to the other two nodes at any time. If a node (node ​​A) needs to send a stream message to another node (node ​​B), node A first initiates a handshake request to node B. The control scheduling module of node B decides whether to respond to the handshake request based on its current working status (whether it is idle). If node A receives a response from node B within the specified time, node A sends a stream message to node B. During this process, the communication between node C and node B, or node C and node A is not affected. In this way, the mixed data transmission of short messages and stream messages between nodes A, B, and C is realized.

[0037] The interface control module runs in the field programmable logic device (FPGA). The interface control module mainly implements the interface control of the registers of the FPGA and the link layer chip as well as the data transmission and reception interaction, including: supporting the link layer chip DM interface data packet transmission and reception function; supporting the access function to the link layer chip register; supporting the physical layer port status acquisition function.

[0038] The data handling module is under the control of the control scheduling module to complete the operation of moving data from the specified address to the specified address. When sending data, the data handling module moves the 1394B frame header from the local processor's cache to the link layer chip's register, and moves the 1394B data from the sending cache to the link layer chip's ATF interface; when receiving data, the data handling module moves the 1394B frame header from the link layer chip's register to the local processor's cache, and moves the 1394B data from the link layer chip's GRF interface to the receiving cache.

[0039] The data processing module processes the received or sent data under the scheduling control of the control scheduling module. The processed data includes: when sending, according to the control instructions of the control scheduling module, the sending target node of the data to be sent, and the information such as the length of the sent data, automatically identifying the type of the sent data (short message or stream message) according to the length of the sent data, and framing the data according to the type of the sent data. When framing, the short message and the stream message are distinguished by specific fields and specific identifiers. After that, the assembled data frame is transmitted to the data handling module, and the data handling module transmits the data to the link layer through the interface control module and sends the data to the bus; when receiving data, the data processing module of the receiver receives the data frame through the data handling module, and then parses the data frame, parses the frame header according to the received data frame, judges the receiving source node, data length and other information, and automatically identifies the type of the data frame through specific fields and specific identifiers, and performs corresponding processing. In the process of sending and receiving, the data processing module only identifies the processing of short messages and stream messages through specific fields and specific identifiers, and does not distinguish them in terms of temporal logic. At the same time, the receiver can realize automatic packetization of stream messages through parsing. This enables the hybrid data transmission function of short messages and stream messages.

[0040] Based on the above 1394B bus node design architecture, see Figure 2 , Figure 3 The embodiment shown in the figure also proposes a hybrid data stream transmission scheduling method based on the 1394B bus, which specifically includes the following steps:

[0041] Step 1: After the 1394B bus node starts running, the control scheduling module periodically calls the data processing module to compose the configuration information of this node into a broadcast data frame, then calls the data transport module to transport the broadcast data frame to the link layer chip, and finally calls the interface control module to send the broadcast data frame to the bus, thereby realizing the function of broadcasting the node configuration information of this node to the bus.

[0042] Step 2: After the link layer chip receives the broadcast data frame, the interface control module of the 1394B bus node sends a receive data interrupt to the control scheduling module. The control scheduling module then calls the data transport module to transfer the broadcast data frame on the link layer chip to the data processing module. The data processing module parses the broadcast data frame and stores the node configuration information in the broadcast data frame locally. During execution, the control scheduling module updates all node configuration information on the bus in real time.

[0043] Step 3: When the control scheduling module of the 1394B bus node sends short message data to the destination node, it first checks whether there is configuration information of the destination node locally. If there is, it calls the data processing module to frame the short message to be sent into a short message data frame, and then calls the data handling module and the interface control module to realize the sending function of the short message data frame. If not, it terminates the sending.

[0044] Step 4: When the control scheduling module of the 1394B bus node sends stream message data to the destination node, it first checks whether there is configuration information of the destination node locally. If so, it proceeds to step 5 for processing. If not, it terminates the sending.

[0045] Step 5: The control scheduling module of the 1394B bus node calls the data processing module. The data processing module composes a handshake data frame to be sent to the destination node according to the destination node information, and then sends the handshake data frame to the bus through the data handling module and the interface control module. After the sending is completed, the control scheduling module waits for the response of the destination node. If the destination node does not respond within the time limit, the sending is terminated. If the destination node replies within the specified time, the control scheduling module sets the sending busy state of this node and starts sending. During the sending process, the data processing module, the data handling module and the interface control module are called in sequence, and then the process goes to step 6 for processing.

[0046] Step 6: After the stream message data is sent, the control scheduling module clears the busy state of the node and clears the handshake flag between the node and the destination node.

[0047] Step 7: After receiving the handshake data frame from other nodes, the control scheduling module of the 1394B bus node first determines whether the node is in a sending busy state. If the node is in a sending busy state, it does not respond. If the node is in a sending idle state, it determines whether the node is in a receiving idle state. If the node is in a receiving idle state, it sets the node to a receiving busy state, and then calls the data processing module, the data handling module and the interface control module in sequence to reply. If the node is in a receiving busy state, it does not reply.

[0048] Step 8: When the control scheduling module of the 1394B bus node receives short message data and stream message data from other nodes, it performs data reception processing. During the data reception processing, the data flow goes from the interface control module to the data transport module, to the data processing module, and finally to the control scheduling module.

[0049] It is understandable that those skilled in the art can make equivalent substitutions or changes based on the technical solution and inventive concept of the present invention, and all these changes or substitutions should fall within the protection scope of the claims attached to the present invention.

Claims

1. A hybrid data stream transmission scheduling system based on 1394B bus, comprising an interface control module, a data handling module, a data processing module and a control scheduling module, characterized in that: When acting as a sender, the control scheduling module periodically calls the data processing module to compose the configuration information of this node into a broadcast data frame to be sent to each node on the bus; when sending short message data, the control scheduling module first checks whether there is configuration information of the destination node locally, if not, the sending is terminated, if yes, the data processing module is called to compose the short message data into a short message data frame; when sending stream message data, the control scheduling module first checks whether there is configuration information of the destination node locally, if not, the sending is terminated, if yes, the data processing module is first called to compose a handshake data frame to the destination node, if the destination node times out and does not respond, the sending is terminated, if the destination node replies within the specified time, the control scheduling module sets the sending busy state of this node, and calls the data processing module to compose the stream message data into a stream message data frame; after the data processing module completes the corresponding data frame according to the control, the control scheduling module controls the data handling module to write the data into the link layer chip, and calls the interface control module to start the link layer chip for sending, and after the sending of the stream message data is completed, the control scheduling module clears the sending busy state of this node and clears the handshake flag between the node and the destination node; As the receiver, the interface control module sends a receive data interrupt to the control scheduling module after the link layer chip receives the data packet. The control scheduling module then calls the data handling module to read the data frame from the link layer chip. The control data processing module then parses the data frame to extract the data. The control scheduling module performs the following processing based on the data type extracted: If it is the configuration information of other nodes on the bus, the control scheduling module will update the configuration information of all nodes on the bus in real time; If it is handshake information, the control scheduling module first determines whether the node is in a sending busy state. If the node is in a sending busy state, it will not respond. If the node is in a sending idle state, it will determine whether the node is in a receiving idle state. If the node is in a receiving idle state, it will set the node to a receiving busy state, and then call the data processing module, the data handling module and the interface control module to reply the response in sequence. If the node is in a receiving busy state, it will not reply the response. If it is short message data or stream message data, the data reception of the short message data or stream message data is completed.

2. A hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The interface control module runs in the FPGA and implements the interface control of the registers of the FPGA and the link layer chip as well as the data transmission and reception interaction.

3. A hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The data handling module is under the scheduling control of the control scheduling module to complete the operation of moving data from the specified address to the specified address: when sending data, the data handling module moves the 1394B frame header from the cache of the local processor to the register of the link layer chip, and moves the 1394B data from the sending cache to the ATF interface of the link layer chip; when receiving data, the data handling module moves the 1394B frame header from the register of the link layer chip to the cache of the local processor, and moves the 1394B data from the GRF interface of the link layer chip to the receiving cache.

4. The hybrid data stream transmission scheduling system based on 1394B bus according to claim 1, characterized in that: The data processing module processes the received or sent data under the scheduling control of the control scheduling module. The processed data include: when sending, judging the sending target node of the data to be sent and the length of the sent data according to the control instructions of the control scheduling module, automatically identifying whether the sent data is a short message or a stream message according to the length information of the sent data, and framing the short message and the stream message respectively. When framing, the short message and the stream message are distinguished through specific fields and specific identifiers; when receiving data, parsing the frame header according to the received data frame, automatically identifying the type of the data frame through specific fields and specific identifiers, and performing corresponding processing.

5. A scheduling method for a mixed data stream transmission scheduling system based on a 1394B bus according to any one of claims 1 to 4, characterized in that The following steps are involved: Step 1: After the 1394B bus node starts running, the control scheduling module periodically calls the data processing module, data handling module, and interface control module to broadcast the configuration information of the node to each node on the bus; Step 2: After the control scheduling module receives the configuration information broadcasted by other nodes on the bus through the interface control module, the data handling module and the data processing module, it updates the configuration information of all nodes on the stored bus in real time; Step 3: When sending short message data to the destination node, the control scheduling module first checks whether there is configuration information of the destination node locally. If yes, the data processing module, data handling module and interface control module are called to send the short message to the destination node; if no, the sending is terminated; Step 4: When sending stream message data to the destination node, the control scheduling module first checks whether there is configuration information of the destination node locally. If yes, it proceeds to step 5 for processing. If no, it terminates the sending. Step 5: The control scheduling module calls the data processing module, the data handling module, and the interface control module to send a handshake message to the destination node. If the destination node does not respond within a timeout, the sending is terminated. If the destination node replies within the specified time, the control scheduling module sets the node to a busy state, and calls the data processing module, the data handling module, and the interface control module to send a stream message to the destination node, and then proceeds to step 6 for processing; Step 6: After the stream message data is sent, the control scheduling module clears the busy state of the node and clears the handshake flag between the node and the destination node; Step 7: After the control scheduling module receives the handshake information of other nodes through the interface control module, the data handling module and the data processing module, it first determines whether the node is in a sending busy state. If the node is in a sending busy state, it does not respond. If the node is in a sending idle state, it determines whether the node is in a receiving idle state. If the node is in a receiving idle state, it sets the node to a receiving busy state, and then calls the data processing module, the data handling module and the interface control module to reply the response in sequence. If the node is in a receiving busy state, it does not reply the response. Step 8: When the control scheduling module receives short message data and stream message data from other nodes through the interface control module, the data transport module and the data processing module, it performs data reception processing.

Citation Information

Patent Citations

  • Method for controlling video transmission based on IEEE 1394b protocol and fiber

    CN101014121A

  • High-low speed bus systems and connection device thereof

    CN101917318A

  • Timed transmission processing method and timed transmission processing circuit for 1394 bus event messages

    CN104461982A

  • Message fault-tolerance processing circuit and method of meeting requirements of 1394 protocol

    CN104486036A

  • Data scheduling device and method and acceleration processing chip

    CN112559404A

Cited By

  • Design method of domestic high-speed data transmission board card based on 1394B bus

    CN121077850A

  • Design method of localization high-speed data transmission board based on 1394B bus

    CN121077850B