一种芯粒的晶圆级集成封装结构与方法

By fabricating double-sided redistribution layers and through-silicon vias on a silicon interposer and bonding it to a substrate using a support carrier, the warpage and high cost issues in existing technologies are solved, achieving high-yield, large-size packaged wafer-level integration.

CN117116899BActive Publication Date: 2026-07-17ZHEJIANG UNIV +1
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
ZHEJIANG UNIV
Filing Date
2023-07-13
Publication Date
2026-07-17

Smart Images

  • Figure CN117116899B_ABST
    Figure CN117116899B_ABST
Patent Text Reader

Abstract

本发明公开了一种芯粒的晶圆级集成封装结构与方法。本发明的芯粒的晶圆级集成封装结构包括芯粒、硅转接板、基板与散热载体。本发明通过硅转接板上的重布线层进行芯粒间的信号连接，并通过硅转接板上的硅通孔进行垂直方向上的供电与信号扇出。本发明采用将芯粒与硅转接板进行键合，将芯粒与硅转接板的塑封体与散热载体进行机械黏合，形成复合体，复合体再进一步与基板通过金属凸块进行键合的封装方式实现了整晶圆大小的多芯粒封装。本发明兼容和适用于各种模拟芯粒、射频芯粒与数字芯粒的晶圆级大规模集成封装，具有抗翘曲、封装良率高等特点。
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Packaging structure for reducing warping of plastic package wafer and manufacturing method thereof

    CN112908946A

  • Multilayer interconnected POP packaging structure based on 2.5 D structure and manufacturing method thereof

    CN113823612A