ldpc decoding method and device

A decoding and updated technology, which is applied in the direction of using block codes for error correction/detection, applying multi-bit parity bit error detection coding, data representation error detection/correction, etc., can solve the problems of high hard bit error rate, Reading throughput drops, affecting decoding speed and decoding success rate, etc., to achieve the effect of reducing the number of repeated readings, increasing throughput, and improving decoding success rate

CN106341136BActive Publication Date: 2021-05-25BEIJING STARBLAZE TECH CO LTD
10 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Publication Date
2021-05-25

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The present invention provides a method for generating LDPC soft information, comprising instructing to read hard bit data for data stored in a storage device; receiving a result of LDPC hard-decision decoding based on the hard-bit data and a hard-decision decoding output, In response to the result of the LDPC hard-decision decoding being a failure, instructing to read soft-bit data associated with the hard-bit data; instructing to map the hard-decision decoding output and the soft-bit data into soft information, for LDPC soft-decision decoding. Through the technical scheme of the present invention, the number of times of repeatedly reading the flash can be reduced, the throughput can be improved, and the decoding success rate can be improved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to a Low Density Parity Check Code (Low Density Parity Check Code, LDPC) decoding method and device thereof, and more specifically, the present invention relates to a method for generating soft information in the LDPC decoding process. Background technique

[0002] Low Density Parity Check (LDPC) codes have superior performance in iterative decoding, but show an error floor phenomenon in high SNR areas. Compatible with traditional Reed-Solomon (RS) codes and Bose, Ray-Chaudhuri, Hocquenghem (BCH) codes (such as figure 1 Compared with the curve indicated by "RS / BCH" in "RS / BCH", such as figure 1 As shown in the curve indicated by "LDPC" in , when the original bit error rate (RBER) is within a certain range, the frame error rate (FER) of the LDPC decoding scheme gradually decreases; with the further decrease of RBER, the FER of LDPC drops sharply , this region is called the waterfall region. After a sharp decline in the w...

Examples

Embodiment Construction

[0045] Specific embodiments of the present invention will be described below in conjunction with the accompanying drawings.

[0046] According to the description of the prior art, it can be seen that when the hard decision decoding fails and the soft decoding is started, the hard bits need to be read from the memory again, which brings defects such as reduced throughput and low decoding success rate. Therefore, generating or constructing the soft information in an efficient manner is conducive to improving the throughput and the success rate of decoding.

[0047] image 3 A system block diagram of an LDPC decoding system according to an embodiment of the present invention is shown. like image 3 As shown, the LDPC decoding system according to an embodiment of the present invention includes: a soft information generator 10, an LDPC decoder 20 and a control device 30, wherein the soft information generator 10 is used for: storing hard bit data and / or soft bit data of data; re...