Buzzing alarm capable of stably lifting

By designing a stable lifting buzzer alarm in the dump truck body lifting hydraulic system, using the NAND gate control chip and related circuits, the problems of mechanical wear, installation difficulty and signal instability in the prior art are solved, and a stable and anti-interference alarm sound output is achieved.

CN222545779UActive Publication Date: 2025-02-28WENZHOU YINRUI LOCOMOTIVE PARTS CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202420582498.6
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-03-25
Publication Date
2025-02-28
Estimated Expiration
2034-03-25

AI Technical Summary

Technical Problem

The control of the existing dump truck body lifting hydraulic system has problems of mechanical wear and installation difficulty. At the same time, the signal output by the buzzer alarm is not stable enough, resulting in noise generation.

Method used

A stable lift buzzer alarm is designed to ensure signal stability and anti-interference ability by connecting the buzzer to the NAND gate control chip and introducing a voltage stabilization input circuit, an RC charge and discharge control circuit and a signal driving circuit.

Benefits of technology

The intermittent, stable and stable alarm sound output from the buzzer is achieved, reducing the generation of noise and improving the anti-interference ability of the circuit.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 00000000_0000_ABST
    Figure 00000000_0000_ABST
Patent Text Reader

Abstract

The utility model relates to a stable lifting buzzing alarm, which is characterized in that a buzzer S1 is connected with an NAND gate control chip M1, one end of the NAND gate control chip M1 is connected with a voltage stabilization input circuit, the NAND gate control chip M1 is further connected with an RC charge and discharge control circuit, a signal driving circuit is arranged between the buzzer S1 and the NAND gate control chip M1, and the signal driving circuit is connected with a signal receiving circuit. According to the control circuit designed around the NAND gate control chip M1, the NAND gate has the characteristics that the transmission characteristic curve is stable and certain tolerance is allowed for input signals and has very high anti-interference capability, and the NAND gate control chip M1 is connected to the RC charging and discharging control circuit and controls the signal driving circuit to be discontinuously conducted and cut off, so that the circuit is stable and reliable. And the buzzer S1 sends out discontinuous, stable and steady alarm sound.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the technical field of automobile electronic control, in particular to a stable lifting buzzer alarm. Background Art

[0002] The existing dump truck body lifting hydraulic system is controlled by a mechanical combination air valve installed in the cab, commonly known as the air control handle, which is a traditional control method. This control method has the problem of mechanical wear of the combination air valve. When installing the combination air valve, it is necessary to drill several through holes in the cab floor to insert the air pipe, which increases the difficulty of installation. Due to its low requirements for installation technology, most vehicle modification companies currently choose this control method; according to the current GB 7258-2012 "Technical Conditions for Motor Vehicle Operation Safety" in Article 11.9.6, dump trucks must have a body lifting sound alarm function.

[0003] The patent document with publication number CN203198841U discloses a lifting alarm control circuit, including a power supply and a buzzer S1, and also including a lifting indicator light and a square wave generating module, wherein the square wave generating module is connected to a relay, and the relay control is connected to a third switch, and the third switch is connected in series with the lifting indicator light; the square wave generating module is also connected to a transistor, and the emitter and collector of the transistor are connected to the square wave generating module, and the base of the transistor is connected to a first resistor, and the first resistor is connected to the buzzer S1, and one end of the buzzer S1 connected to the first resistor is connected to a lifting switch, and the lifting indicator light and the lifting switch are connected to the power supply ground, and the collector of the transistor is connected to the power supply ground through the second resistor, and the third switch, the square wave generating module, and one end of the buzzer S1 are connected to the positive electrode of the power supply to realize a dual alarm of sound and light, but the signal output to the buzzer S1 by this technology is not stable enough, and the buzzer S1 will produce noise, so this technology still has a certain room for modification. Summary of the invention

[0004] The technical problem to be solved by the utility model is to provide a stable lifting buzzer alarm in view of the deficiencies of the above-mentioned prior art.

[0005] To achieve the above-mentioned purpose, the utility model provides the following technical solution: a stable lifting buzzer alarm, including a buzzer S1, characterized in that: the buzzer S1 is connected to a NAND gate control chip M1, one end of the NAND gate control chip M1 is connected to a voltage stabilizing input circuit, the NAND gate control chip M1 is also connected to an RC charge and discharge control circuit, and a signal driving circuit is provided between the buzzer S1 and the NAND gate control chip M1.

[0006] By adopting the above technical scheme, the voltage-stabilizing input circuit is connected to the NAND gate control chip M1 to provide a stable 12V working voltage to the NAND gate control chip M1, and the NAND gate control chip M1 is connected to the RC charge and discharge control circuit. The control signal drives the circuit to be intermittently turned on and off, so that the buzzer S1 emits an intermittent alarm sound. This technology is designed around the control circuit of the NAND gate control chip M1. The NAND gate itself has the characteristics of a smooth transmission characteristic curve and a certain tolerance for the input signal. It has a high anti-interference ability, so that the signal output by the circuit to the buzzer S1 is stable, and the sound emitted by the buzzer S1 is smooth and does not produce noise.

[0007] The above-mentioned stable lifting buzzer alarm can be further configured as follows: the voltage stabilizing input circuit includes a plug connector OUT1 connected to an external power supply, the plug connector OUT1 is connected to a reverse protection diode D1, the reverse protection diode D1 is connected to resistors R1 and R2, the resistor R2 is connected in series with a voltage stabilizing diode D2, the voltage stabilizing diode D2 is connected in parallel with a capacitor C1, the resistor R2 is connected in parallel with a transistor Q1, the base and collector of the transistor Q1 are connected in parallel with the resistor R2, and the emitter of the transistor Q1 is connected to the NAND gate control chip M1.

[0008] By adopting the above technical solution, the plug OUT1 that can be connected to the external power supply is connected to the reverse protection diode D1, which protects the circuit from breakdown and provides the circuit with safe and stable current. The current is stepped down through the resistor R1, the resistor R2 and the transistor Q1, and then transmitted to the NAND gate control chip M1 with a stable and safe 12V working voltage through the capacitor C1, making the entire circuit safer and more stable.

[0009] The above-mentioned stable lifting buzzer alarm can be further configured as follows: the RC charge and discharge control circuit includes resistors R3 and R4 connected to the NAND gate control chip M1, one end of the resistor R4 is connected to a capacitor C2, and the other end of the capacitor C2 is connected to the NAND gate control chip M1.

[0010] By adopting the above technical solution, the NAND gate control chip M1 is connected to two resistors R3 and R4 and a charge-discharge capacitor C2. The NAND gate control chip M1 generates an intermittent signal through RC charge-discharge to provide the signal to the NAND gate control chip M1.

[0011] The above-mentioned stable lifting buzzer alarm can be further configured as follows: the signal driving circuit includes a resistor R5 connected to the NOT gate control chip M1, the other end of the resistor R5 is connected to a transistor Q2 which is turned on as a switch signal, and the collector of the transistor Q2 is connected to the buzzer S1.

[0012] By adopting the above technical solution, the NAND gate control chip M1 receives the signal from the RC charge and discharge control circuit and outputs it to the transistor Q2. The transistor Q2 acts as a signal switch. When it receives the working signal from the NAND gate control chip M1, it conducts the output signal to the buzzer S1, causing the buzzer S1 to emit an alarm sound.

[0013] The above-mentioned stable lifting buzzer alarm can be further configured as follows: the buzzer S1 is connected to a NAND gate control chip M1, the 8th pin of the NAND gate control chip M1 is connected to a transistor Q1, the plug connector OUT1 is connected to a reverse protection diode D1, the reverse protection diode D1 is connected to resistors R1 and R2, the resistor R2 is connected in series with a voltage regulator diode D2, the voltage regulator diode D2 is connected in parallel with a capacitor C1, the base and collector of the transistor Q1 are connected in parallel with the resistor R2, the emitter of the transistor Q1 is connected to the 8th pin of the NAND gate control chip M1, the 9th pin of the NAND gate control chip M1 is connected to a resistor R3, the 10th and 11th pins of the NAND gate control chip M1 are connected to a resistor R4, the 12th and 13th pins of the NAND gate control chip M1 are connected to a capacitor C2, the resistors R3, R4, and the other end of the capacitor C2 away from the NAND gate control chip M1 are connected in parallel, and the NAND gate control chip M1 is connected in parallel. The 6th foot of is connected with the resistor R5, the resistor R5 is connected with the base of the transistor Q2, and the collector of the transistor Q2 is connected with the buzzer S1.

[0014] By adopting the above technical scheme, the plug OUT1 connected to the external power supply is connected to the reverse protection diode D1, and the protection circuit will not be broken down. The current is stepped down through the resistors R1, R2 and the transistor Q1, and then the voltage is stabilized by the capacitor C1 and transmitted to the NAND gate control chip M1 for a stable and safe 12V working voltage. The NAND gate control chip M1 is connected to two resistors R3, a resistor R4 and a charging and discharging capacitor C2. The NAND gate control chip M1 generates an intermittent signal through RC charging and discharging to provide the NAND gate control chip M1 signal. The NAND gate control chip M1 receives the signal from the RC charging and discharging control circuit and outputs it to the transistor Q2. The transistor Q2 is used as a signal switch. When receiving the working signal from the NAND gate control chip M1, it turns on the output signal to the buzzer S1.

[0015] The beneficial effects of the utility model are as follows: the control circuit is designed around the NAND gate control chip M1, the NAND gate itself has the characteristics of a smooth transmission characteristic curve and a certain tolerance allowed for the input signal, and has a high anti-interference ability. The NAND gate control chip M1 is connected to the RC charge and discharge control circuit, and the control signal drives the circuit to be intermittently turned on and off, so that the buzzer S1 emits an intermittent, stable and smooth alarm sound. BRIEF DESCRIPTION OF THE DRAWINGS

[0016] Figure 1 This is a circuit diagram of the utility model.

[0017] Figure 2 It is the work flow chart of the utility model. DETAILED DESCRIPTION

[0018] This specific embodiment is merely an explanation of the present invention and is not a limitation of the present invention. After reading this specification, those skilled in the art may make non-creative modifications to the present embodiment as needed, but such modifications are protected by patent law as long as they are within the scope of the claims of the present invention.

[0019] like Figure 1-2 A stable lifting buzzer alarm shown in the figure includes a buzzer S1, the buzzer S1 is connected to a NAND gate control chip M1, the 8th pin of the NAND gate control chip M1 is connected to a transistor Q1, the plug connector OUT1 is connected to a reverse protection diode D1, the reverse protection diode D1 is connected to a resistor R1 and a resistor R2, the resistor R2 is connected in series with a voltage regulator diode D2, the voltage regulator diode D2 is connected in parallel with a capacitor C1, the base and collector of the transistor Q1 are connected in parallel with the resistor R2, the emitter of the transistor Q1 is connected to the 8th pin of the NAND gate control chip M1, the 9th pin of the NAND gate control chip M1 is connected to a resistor R3, the 10th and 11th pins of the NAND gate control chip M1 are connected to a resistor R4, the 12th and 13th pins of the NAND gate control chip M1 are connected to a capacitor C2, the resistors R3, R4 and C2 are connected in parallel at the other end away from the NAND gate control chip M1, and the NAND gate control chip M1 is connected in parallel. The 6th foot is connected with a resistor R5, and the resistor R5 is connected to the base of the transistor Q2. The collector of the transistor Q2 is connected to the buzzer S1. The plug OUT1 connected to the external power supply is connected with a reverse protection diode D1 to protect the circuit from breakdown. The current is stepped down through the resistor R1, the resistor R2 and the transistor Q1, and then the current is stabilized by the capacitor C1 and transmitted to the NAND gate control chip M1 with a stable and safe 12V working voltage. The NAND gate control chip M1 is connected with two resistors R3, a resistor R4 and a charging and discharging capacitor C2. The NAND gate control chip M1 generates an intermittent signal through RC charging and discharging to provide the NAND gate control chip M1 signal. The NAND gate control chip M1 receives the signal from the RC charging and discharging control circuit and outputs it to the transistor Q2. The transistor Q2 is used as a signal switch. When receiving the working signal from the NAND gate control chip M1, it is turned on to output a stable and steady signal to the buzzer S1, which increases the anti-interference ability of the circuit and greatly reduces the noise emitted by the buzzer S1.

[0020] The beneficial effects of the utility model are as follows: the control circuit is designed around the NAND gate control chip M1, the NAND gate itself has the characteristics of a smooth transmission characteristic curve and a certain tolerance allowed for the input signal, and has a high anti-interference ability. The NAND gate control chip M1 is connected to the RC charge and discharge control circuit, and the control signal drives the circuit to be intermittently turned on and off, so that the buzzer S1 emits an intermittent, stable and smooth alarm sound.

Claims

1. A stable lifting buzzer alarm, comprising a buzzer S1, characterized in that: The buzzer S1 is connected to a NAND gate control chip M1, one end of the NAND gate control chip M1 is connected to a voltage stabilizing input circuit, the NAND gate control chip M1 is also connected to an RC charge and discharge control circuit, and a signal driving circuit is provided between the buzzer S1 and the NAND gate control chip M1.

2. A stable lifting buzzer alarm according to claim 1, characterized in that: The voltage-stabilizing input circuit includes a plug connector OUT1 connected to an external power supply, the plug connector OUT1 is connected to a reverse protection diode D1, the reverse protection diode D1 is connected to resistors R1 and R2, the resistor R2 is connected in series with a voltage-stabilizing diode D2, the voltage-stabilizing diode D2 is connected in parallel with a capacitor C1, the resistor R2 is connected in parallel with a transistor Q1, the base and collector of the transistor Q1 are connected in parallel with the resistor R2, and the emitter of the transistor Q1 is connected to a NAND gate control chip M1.

3. A stable lifting buzzer alarm according to claim 2, characterized in that: The RC charge and discharge control circuit includes a resistor R3 and a resistor R4 connected to the NAND gate control chip M1. One end of the resistor R4 is connected to a capacitor C2, and the other end of the capacitor C2 is connected to the NAND gate control chip M1.

4. A stable lifting buzzer alarm according to claim 3, characterized in that: The signal driving circuit includes a resistor R5 connected to the NOT gate control chip M1, the other end of the resistor R5 is connected to a transistor Q2 which is turned on as a switch signal, and the collector of the transistor Q2 is connected to the buzzer S1.

5. A stable lifting buzzer alarm according to claim 4, characterized in that: The buzzer S1 is connected to the NAND gate control chip M1, the 8th pin of the NAND gate control chip M1 is connected to the transistor Q1, the plug connector OUT1 is connected to the reverse protection diode D1, the reverse protection diode D1 is connected to the resistor R1 and the resistor R2, the resistor R2 is connected in series with the voltage stabilizing diode D2, the voltage stabilizing diode D2 is connected in parallel with the capacitor C1, the base and collector of the transistor Q1 are connected in parallel with the resistor R2, the emitter of the transistor Q1 is connected to the 8th pin of the NAND gate control chip M1, the 9th pin of the NAND gate control chip M1 is connected to the resistor R3, the 10th and 11th pins of the NAND gate control chip M1 are connected to the resistor R4, the 12th and 13th pins of the NAND gate control chip M1 are connected to the capacitor C2, the resistor R3, the resistor R4, and the capacitor C2 are far away from the NAND gate control chip M1 The other end of the NAND gate control chip M1 is connected in parallel, and the 6th pin of the NAND gate control chip M1 is connected with a resistor R5, the resistor R5 is connected to the base of the transistor Q2, and the collector of the transistor Q2 is connected to the buzzer S1.

Citation Information

Patent Citations

  • Lifting warning control circuit

    CN203198841U