GOA circuit and display panel

A circuit and potential technology, applied in the field of GOA circuit and display panel, can solve the problem of weak output capability of GOA circuit and achieve the effect of improving output capability

Active Publication Date: 2019-08-09
SHENZHEN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The purpose of the embodiment of the present application is to provide a GOA circuit and a disp

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • GOA circuit and display panel
  • GOA circuit and display panel
  • GOA circuit and display panel

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0035] The technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application. Obviously, the described embodiments are only a part of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without creative work shall fall within the protection scope of this application.

[0036] The transistors used in all the embodiments of this application can be thin film transistors or field effect transistors or other devices with the same characteristics. Since the source and drain of the transistors used here are symmetrical, the source and drain can be interchanged of. In the embodiments of the present application, in order to distinguish the two poles of the transistor except the gate, one of the poles is called the source and the other i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

According to a GOA circuit and a display panel provided by the embodiment of the invention, the size of a second transistor and the size of a third transistor are adjusted, so that the influence of afirst clock signal on the potential of a first node can be effectively inhibited, and the output capability of the GOA circuit is further improved.

Description

technical field [0001] The present application relates to the field of display technology, in particular to a GOA circuit and a display panel. Background technique [0002] GOA (full name in English: Gate Driver on Array, full name in Chinese: integrated gate drive circuit) technology integrates the gate drive circuit on the array substrate of the display panel, so that the part of the gate drive integrated circuit can be saved to save material cost and The production process reduces the product cost in two aspects. However, the output capability of existing GOA circuits is weak. Contents of the invention [0003] The purpose of the embodiment of the present application is to provide a GOA circuit and a display panel, which can solve the technical problem of weak output capability of the existing GOA circuit. [0004] An embodiment of the present application provides a GOA circuit, including: multi-level cascaded GOA units, each level of GOA unit includes: an input modul...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G09G3/20
CPCG09G3/20G09G2310/0267
Inventor 张留旗韩佰祥
Owner SHENZHEN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap