Accelerator card suitable for M.2 card slot

CN222482728UActive Publication Date: 2025-02-14SHENZHEN YUNJI INTERNET ECOLOGICAL TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202420143910.4
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-01-19
Publication Date
2025-02-14
Estimated Expiration
2034-01-19

AI Technical Summary

Technical Problem

[0002]众所周知,m.2卡,一般是用来存储,如存储游戏、视频或用于服务器存储、数据备份等,但该m.2卡没有边缘运算能力,不能提高服务器的运算效率

Benefits of technology

[0022] Advantageous Effects of the Utility Model: Compared with the prior art, the Utility Model configures the AI ​​chip on a circuit board with an M.2 socket adapted to the M.2 card slot, and configures the AI ​​chip with a first random configuration Memory and flash memory can communicate with devices with M.2 card slots through the AI ​​chip operation system to achieve expansion of the computing power performance of the device and accelerate the efficiency of device computing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN222482728U_ABST
    Figure CN222482728U_ABST
Patent Text Reader

Abstract

The utility model provides an accelerator card suitable for an M.2 card slot, which comprises a circuit board, an M.2 socket matched with the M.2 card slot is arranged on the circuit board, an ai chip electrically connected with the M.2 socket, and a first random access memory, a flash memory and a power supply module which are electrically connected with the ai chip are integrated on the circuit board. The first random access memory and the flash memory are both electrically connected with the power supply module, and the power supply module is electrically connected with the M.2 jack, processes a power supply input from the M.2 jack and then transmits the processed power supply to the ai chip, the first random access memory and the flash memory. The M.2 jack is connected with equipment by being inserted into the M.2 card slot, the ai chip communicates with the equipment through the M.2 jack and calculates data transmitted by the equipment, the first random access memory is used for storing to-be-calculated or calculated data transmitted by the ai chip, and the ai chip transmits downloaded data transmitted by the equipment to the flash memory through the M.2 jack for storage. Therefore, the computing power performance of the equipment is expanded, and the computing efficiency of the equipment is improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the technical field of computer calculation, and in particular to an acceleration card suitable for an M.2 card slot. Background Art

[0002] As we all know, m.2 cards are generally used for storage, such as storing games, videos or for server storage, data backup, etc., but the m.2 card has no edge computing capabilities and cannot improve the computing efficiency of the server. Therefore, it is necessary to provide an acceleration card suitable for use in the M.2 card slot. Utility Model Content

[0003] In order to solve the defects and shortcomings of the above-mentioned prior art, the utility model provides an acceleration card suitable for an M.2 card slot, which is used to solve the problem that the existing M.2 card suitable for the M.2 card slot can only be used for storage functions and cannot improve the server computing effect.

[0004] The technical solution adopted by the utility model is:

[0005] An acceleration card suitable for an M.2 card slot, comprising a circuit board, an M.2 socket adapted to the M.2 card slot is provided on the circuit board, an AI chip electrically connected to the M.2 socket, and a first random access memory, a flash memory and a power module electrically connected to the AI ​​chip are integrated on the circuit board;

[0006] The first random access memory and the flash memory are both electrically connected to the power module, and the power module is electrically connected to the M.2 socket and processes the power input from the M.2 socket and transmits it to the ai chip, the first random access memory, and the flash memory respectively; the M.2 socket is connected to the device by being plugged into the M.2 card slot, and the ai chip communicates with the device through the M.2 socket and calculates the data transmitted by the device. The first random access memory is used to store the data to be calculated or calculated transmitted by the ai chip, and the ai chip transfers the downloaded data transmitted by the device to the flash memory through the M.2 socket for storage.

[0007] Furthermore, the circuit board is also integrated with a second random access memory electrically connected to the AI ​​chip.

[0008] Furthermore, the AI ​​chip is an intelligent vision chip.

[0009] Furthermore, the first random access memory and the second random access memory are both LPDDR4X model chips.

[0010] Furthermore, the M.2 socket includes 75 pins;

[0011] Among them, the 70th pin, the 72nd pin, the 74th pin, the 2nd pin, the 4th pin, the 12th pin, the 14th pin, the 16th pin, and the 18th pin in the M.2 socket all output 3V3 power from the device through the M.2 card slot, and transmit the input 3V3 power to the power module, and the power module stabilizes and filters the input 3V3 power and supplies it to the ai chip, the first random access memory, the flash memory, and the second random access memory respectively;

[0012] The 58th pin and the 56th pin in the M.2 socket are electrically connected to the ai chip for transmitting serial communication signals with the ai chip;

[0013] Pins 55, 53, 49, 47, 43, 41, 37, 35, 31, and 29 in the M.2 socket are all electrically connected to the ai chip and communicate with the device through the M.2 card slot.

[0014] Furthermore, the 50th pin in the M.2 socket is electrically connected to the ai chip for resetting the ai chip.

[0015] Furthermore, the 52nd and 54th pins of the M.2 socket are used to match the 3.3V electrical signal;

[0016] Pins 48, 46, 28, 26, 24, and 20 of the M.2 socket are reserved IO ports for identifying the internal grounding of the M.2 card slot;

[0017] Pins 68, 44, 42, 40, 36, 34, 30, 22, 17, 8, 6, 69, 67, 23, 25, 19, 11, 13, 7, and 5 of the M.2 socket are all NC ports;

[0018] Pins 1, 3, 9, 15, 21, 27, 33, 39, 45, 51, 57, 71, 73, 75, 32, and 38 of the M.2 socket are all grounded.

[0019] Furthermore, it is characterized in that the 10th pin in the M.2 socket is an indicator light signal output port for connecting a signal light.

[0020] Furthermore, the length, width and height of the circuit board are 80 mm, 22 mm and 4 mm respectively, and the circuit board is an 8-layer circuit board, and the M.2 socket is located at one end of the circuit board.

[0021] Furthermore, the AI ​​chip is an AX650N chip; the first random access memory and the second random access memory are both MT53E1G32D2FW-046 chips.

[0022] Beneficial effects of the utility model: Compared with the prior art, the utility model configures an AI chip on a circuit board having an M.2 socket adapted for use with an M.2 card slot, and configures the AI ​​chip with a first random access memory and a flash memory for use, so that the AI ​​chip operating system can communicate with a device having an M.2 card slot, thereby expanding the computing power performance of the device and accelerating the computing efficiency of the device. BRIEF DESCRIPTION OF THE DRAWINGS

[0023] Figure 1 It is a front view of the circuit board of the utility model.

[0024] Figure 2 It is a rear view of the circuit board of the utility model.

[0025] Figure 3 This is a principle block diagram of the utility model.

[0026] Figure 4 This is a circuit diagram of the M.2 socket of the present invention. Implementation

[0027] The following will be combined with the accompanying drawings to clearly and completely describe the technical solutions in the present embodiment of the utility model. Obviously, the described embodiments are only part of the embodiments of the utility model. Based on the embodiments of the utility model, other embodiments obtained by those skilled in the art without creative work are all within the scope of protection of the utility model.

[0028] Please refer to the attached Figure 1-4 , an accelerator card suitable for an M.2 card slot in an embodiment of the utility model.

[0029] The acceleration card suitable for the M.2 card slot includes a circuit board 1, on which is provided an M.2 socket 2 adapted to the M.2 card slot, and on which is integrated an ai chip 4 electrically connected to the M.2 socket 2 and a first random access memory 3, a flash memory 6 and a power module 7 electrically connected to the ai chip 4.

[0030] The first random access memory 3 and the flash memory 6 are both electrically connected to the power module 7, and the power module 7 is electrically connected to the M.2 socket 2 and processes the power input from the M.2 socket 2 and transmits it to the ai chip 4, the first random access memory 3, and the flash memory 6 respectively; the M.2 socket 2 is connected to the device by being plugged into the M.2 card slot, and the ai chip 4 communicates with the device through the M.2 socket 2 and calculates the data transmitted by the device. The first random access memory 3 is used to store the data to be calculated or calculated transmitted by the ai chip 4, and the ai chip 4 transfers the downloaded data transmitted by the device to the flash memory 6 through the M.2 socket 2 for storage.

[0031] The utility model configures an ai chip 4 on a circuit board 1 having an M.2 socket 2 adapted for use with an M.2 card slot, and configures the ai chip 4 with a first random access memory 3 and a flash memory 6 for use, so as to realize communication between a system running through the ai chip 4 and a device having an M.2 card slot, so as to expand the computing power performance of the device and accelerate the computing efficiency of the device, and is used to solve the problem that the existing m.2 card suitable for the m.2 card slot can only be used for storage functions and cannot improve the computing effect of the server.

[0032] In one embodiment, the circuit board 1 is also integrated with a second random access memory 5 electrically connected to the ai chip 4 to further improve the operating efficiency.

[0033] In the above embodiment, the ai chip 4 is an intelligent vision chip, and the first random access memory 3 and the second random access memory 5 are both LPDDR4X model chips.

[0034] Specifically, the ai chip 4 can be a SOC chip, and the first random access memory 3 and the second random access memory 5 are both MT53E1G32D2FW-046 chips. If the ai chip 4 is an AX650N chip, this type of chip is powered by 3.3V voltage, has low power consumption, does not require active heat dissipation, has powerful software tool chain support, the most advanced deep learning models, and out-of-the-box applications, and can be plug-and-play.

[0035] The M.2 socket 2 includes 75 pins; among them, in order to cooperate with the ai chip 4, the 70th pin, the 72nd pin, the 74th pin, the 2nd pin, the 4th pin, the 12th pin, the 14th pin, the 16th pin, and the 18th pin in the M.2 socket 2 all output 3V3 power from the device through the M.2 card slot, and transmit the input 3V3 power to the power module 7. The power module 7 stabilizes and filters the input 3V3 power and supplies it to the ai chip 4, the first random access memory 3, the flash memory 6, and the second random access memory 5 respectively. The power is input in parallel through multiple pins at the same time for the ai chip 4, the first random access memory 3, the flash memory 6, and the second random access memory 5 to use.

[0036] The 58th and 56th pins of the M.2 socket 2 are electrically connected to the ai chip 4 for transmitting serial communication signals with the ai chip 4. The 55th, 53rd, 49th, 47th, 43rd, 41st, 37th, 35th, 31st, and 29th pins of the M.2 socket 2 are electrically connected to the ai chip 4 and communicate with the device through the M.2 card slot. When the M.2 socket 2 in the acceleration card of the utility model is plugged into the M.2 interface on the device, data transmission and processing with the device is realized, which plays a role in accelerating the device.

[0037] In one embodiment, the 50th pin in the M.2 socket 2 is electrically connected to the ai chip 4 for resetting the ai chip 4. Thus, when the M.2 socket 2 in the acceleration card of the utility model is plugged into the M.2 interface of the device, the ai chip 4 can be reset through the device.

[0038] In one embodiment, the 52nd and 54th pins in the M.2 socket 2 are used to match the 3.3V electrical signal, which is convenient for the use of the device. The 48th, 46th, 28th, 26th, 24th, and 20th pins in the M.2 socket 2 are all reserved IO ports, which are used to identify the internal grounding of the M.2 card slot. The 68th, 44th, 42nd, 40th, 36th, 34th, 30th, 22th, 17th, 8th, 6th, 69th, 67th, 23rd, 25th, 19th, 11th, 13th, 7th, and 5th pins in the M.2 socket 2 are all NC ports; the 1st, 3rd, 9th, 15th, 21st, 27th, 33rd, 39th, 45th, 51st, 57th, 71st, 73rd, 75th, 32nd, and 38th pins in the M.2 socket 2 are all grounded.

[0039] In one embodiment, the 10th pin in the M.2 socket 2 is an indicator signal output port, which is used to connect a signal light to serve as an indication when the acceleration card is in use.

[0040] In one embodiment, the length, width and height of the circuit board 1 are 80 mm, 22 mm and 4 mm respectively, and the circuit board 1 is an 8-layer circuit board 1, and the M.2 socket 2 is located at one end of the circuit board 1. The accelerator card of the utility model has a small size and occupies a small area, which is convenient for users to carry and adapt to devices with small space.

[0041] The above embodiments of the utility model are merely examples for clearly explaining the utility model, and are not intended to limit the implementation methods of the utility model. However, obvious changes or modifications derived from the essence of the utility model still fall within the protection scope of the utility model.

Claims

1. An accelerator card suitable for an M.2 card slot, characterized in that: It includes a circuit board, on which an M.2 socket adapted to the M.2 card slot is provided, and on which an AI chip electrically connected to the M.2 socket and a first random access memory, a flash memory and a power module electrically connected to the AI ​​chip are integrated; The first random access memory and the flash memory are both electrically connected to the power module, and the power module is electrically connected to the M.2 socket and processes the power input from the M.2 socket and transmits it to the ai chip, the first random access memory, and the flash memory respectively; the M.2 socket is connected to the device by being plugged into the M.2 card slot, and the ai chip communicates with the device through the M.2 socket and calculates the data transmitted by the device. The first random access memory is used to store the data to be calculated or calculated transmitted by the ai chip, and the ai chip transfers the downloaded data transmitted by the device to the flash memory through the M.2 socket for storage.

2. The accelerator card applicable to the M.2 card slot according to claim 1, characterized in that: The circuit board also integrates a second random access memory electrically connected to the AI ​​chip.

3. The accelerator card applicable to the M.2 card slot according to claim 2, characterized in that: The AI ​​chip is an intelligent vision chip.

4. The accelerator card applicable to the M.2 card slot according to claim 3, characterized in that: The first random access memory and the second random access memory are both LPDDR4X chips.

5. The accelerator card applicable to the M.2 card slot according to claim 4, characterized in that: The M.2 socket includes 75 pins; Among them, the 70th pin, the 72nd pin, the 74th pin, the 2nd pin, the 4th pin, the 12th pin, the 14th pin, the 16th pin, and the 18th pin in the M.2 socket all output 3V3 power from the device through the M.2 card slot, and transmit the input 3V3 power to the power module, and the power module stabilizes and filters the input 3V3 power and supplies it to the ai chip, the first random access memory, the flash memory, and the second random access memory respectively; The 58th pin and the 56th pin in the M.2 socket are electrically connected to the ai chip for transmitting serial communication signals with the ai chip; Pins 55, 53, 49, 47, 43, 41, 37, 35, 31, and 29 in the M.2 socket are all electrically connected to the ai chip and communicate with the device through the M.2 card slot.

6. The accelerator card applicable to the M.2 card slot according to claim 5, characterized in that: The 50th pin in the M.2 socket is electrically connected to the ai chip for resetting the ai chip.

7. The accelerator card applicable to the M.2 card slot according to any one of claims 1 to 6, characterized in that: The 52nd and 54th pins of the M.2 socket are used to match the 3.3V electrical signal; Pins 48, 46, 28, 26, 24, and 20 of the M.2 socket are reserved IO ports for identifying the internal grounding of the M.2 card slot; Pins 68, 44, 42, 40, 36, 34, 30, 22, 17, 8, 6, 69, 67, 23, 25, 19, 11, 13, 7, and 5 of the M.2 socket are all NC ports; Pins 1, 3, 9, 15, 21, 27, 33, 39, 45, 51, 57, 71, 73, 75, 32, and 38 of the M.2 socket are all grounded.

8. The accelerator card applicable to the M.2 card slot according to any one of claims 1 to 6, characterized in that: The 10th pin in the M.2 socket is an indicator light signal output port, which is used to connect a signal light.

9. The accelerator card applicable to the M.2 card slot according to any one of claims 1 to 6, characterized in that: The length, width and height of the circuit board are 80 mm, 22 mm and 4 mm respectively, and the circuit board is an 8-layer circuit board. The M.2 socket is located at one end of the circuit board.

10. The acceleration card applicable to the M.2 card slot according to any one of claims 1 to 6, characterized in that: The AI ​​chip is an AX650N chip; the first random access memory and the second random access memory are both MT53E1G32D2FW-046 chips.