dma controller with cache management
A DMA controller and management function technology, applied in memory systems, instruments, electrical digital data processing, etc., can solve problems such as difficulty in meeting diversification, unusable CPU, and small product range
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0041] A DMA controller with cache management capabilities, see figure 1 ,
[0042] The DMA controller is provided with several independent channels; the channels include a receiving channel and a sending channel, wherein the receiving channel is used to receive data on the application side and send it to the host side; the sending channel is used for receiving The data on the host side is sent to the application side;
[0043] The DMA controller is also used for the user to configure the number of channels enabled;
[0044] The channel is also connected to different peripherals, and the DMA controller is also used for the user to configure the burst length and data bit width of a single PCIE read and write access of the channel according to the peripherals connected to the channel.
[0045] Specifically, the data bit width can be set to 64 / 128 / 256 / 512 byte mode. The DMA controller provided in this embodiment supports multiple receive channels and transmit channels, for exa...
PUM

Abstract
Description
Claims
Application Information

- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com