System and method for realizing memory pool expansion of high-density server
A high-density server and memory pool technology, applied in the field of realizing high-density server memory pool expansion, can solve the problems of increase, the size of the motherboard cannot meet the memory quantity and capacity requirements, and the cost increase, so as to reduce costs, realize memory expansion, simple structure
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Publication Date
- 2021-12-24
Smart Images

Figure 1 
Figure 2 
Figure 3
Abstract
Description
technical field
[0001] The invention belongs to the technical field of server memory expansion, and in particular relates to a system and method for realizing high-density server memory pool expansion. Background technique
[0002] With the rapid development of servers, there are more and more application fields of servers, and the demand for hard disk capacity, memory capacity, number of GPUs, and number of CPU cores of servers is increasing. With the increasing demand for CPU functions, the CPU package is getting bigger and bigger. The current CPU package size has reached 102mmx142mm, resulting in a normal 2U (2x44mm) 2-way server motherboard unable to meet the 24 (2DPC) from each CPU, a total of 48 Therefore, a normal 2U2-socket motherboard can only support 24 sticks of memory, that is, 12 sticks per CPU (1DPC).
[0003] The standard size of a traditional 2U2-way motherboard is 425mm wide. The size of the new CPU package plus 24 (2DP) memory is 277mm, and the size of the...
Examples
Embodiment 1
[0061] Such as figure 1 As shown, the present invention provides a system for realizing high-density server memory pool expansion, including a server mainboard card 1 and a memory expansion card 2;
[0062] A CPU 3 is provided on the board 1 of the server main board, and the CPU 3 is provided with an integrated memory controller 4 and a PE port 5, and the integrated memory controller 4 is connected with an integrated memory 6;
[0063] The memory expansion card 2 is provided with a fast memory controller 7, and the fast memory controller 7 is connected with an expanded memory 8;
[0064] The fast memory controller 7 is connected to the PE port 5 of the CPU 3 .
[0065] The system for realizing high-density server memory pool expansion provided by the present invention realizes memory expansion through the cooperation of CPU and fast memory controller, and both can be used for a single CPU or multiple CPUs, avoiding the original increase of memory and only adding server boards...
Embodiment 2
[0067] Such as figure 1 with 2 As shown, the present invention provides a system for realizing high-density server memory pool expansion, including a server mainboard card 1 and a memory expansion card 2;
[0068] A CPU 3 is provided on the board 1 of the server main board, and the CPU 3 is provided with an integrated memory controller 4 and a PE port 5, and the integrated memory controller 4 is connected with an integrated memory 6;
[0069] The memory expansion card 2 is provided with a fast memory controller 7, and the fast memory controller 7 is connected with an expanded memory 8;
[0070] The fast memory controller 7 is connected to the PE port 5 of the CPU 3;
[0071] The fast memory controller 7 is provided with a CXL port 9; the CXL port 9 is a CXL port of the X16 model;
[0072] CXL port 9 is connected to PE port 5 through an X16 data cable;
[0073] Memory fast controller 7 is provided with DDR port 10, first SMBUS port 11.1, SPI port 12, first JTAG debugging po...
Embodiment 3
[0078] Such as image 3 As shown, the present invention provides a system for realizing high-density server memory pool expansion, including a server mainboard card 1 and a memory expansion card 2;
[0079] A CPU 3 is provided on the board 1 of the server main board, and the CPU 3 is provided with an integrated memory controller 4 and a PE port 5, and the integrated memory controller 4 is connected with an integrated memory 6;
[0080] The memory expansion card 2 is provided with a fast memory controller 7, and the fast memory controller 7 is connected with an expanded memory 8;
[0081] The fast memory controller 7 is connected to the PE port 5 of the CPU 3;
[0082] The fast memory controller 7 is provided with a CXL port 9; the CXL port 9 is a CXL port of the X16 model;
[0083] The number of PE ports 5 of the CPU 3 is at least two, including a first PE port 5.1 and a second PE port 5.2;
[0084] The first PE port 5.1 and the second PE port 5.2 are respectively connected...