Reference signal generating circuit, control module and power converter

By time-sharing multiplexing digital-to-analog conversion circuit and sampling and holding circuit, multiple reference signals are generated, and the problem of the large number of digital-to-analog converters and the difference in signal in the prior art is solved, and a smaller area and lower work are achieved This improves the control accuracy of the power converter.

CN119315992APending Publication Date: 2025-01-14SILERGY SEMICON TECH (HANGZHOU) CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411135061.9
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-08-16
Publication Date
2025-01-14

AI Technical Summary

Technical Problem

In the prior art, each comparator needs to be configured with a digital-to-analog converter, resulting in large area and analog power consumption of the control module, and there may be differences in the reference signals generated by multiple digital-to-analog converters, affecting the control of the power converter. Accuracy.

Method used

Using time-sharing multiplexed digital-to-analog conversion circuit and sampling and holding circuit, the control unit enables the sampling and holding circuit in different time intervals, generates multiple reference signals, reduces the number of digital-to-analog converters, and ensures the stability of the reference signal. and consistency.

Benefits of technology

The area of ​​the control module and analog power consumption are reduced, the reference signal difference is avoided, and the control accuracy and power density of the power converter are improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119315992A_ABST
    Figure CN119315992A_ABST
Patent Text Reader

Abstract

The embodiment of the invention discloses a reference signal generating circuit, a control module and a power converter, and the reference signal generating circuit comprises a digital-to-analog conversion circuit which is configured to convert a digital signal into an analog signal; the reference signal generation circuit is configured to perform time division multiplexing on the digital-to-analog conversion circuit so as to generate corresponding reference signals in different time intervals according to corresponding digital signals in the time intervals; therefore, the plurality of reference signals are respectively generated according to the digital signals corresponding to the plurality of reference signals in different time intervals. According to the reference signal generation circuit, the number of digital-to-analog conversion is reduced, and a plurality of reference signals can be generated by only one analog-to-digital conversion circuit, so that the area of the whole control module is reduced, and the analog power consumption of the control module is reduced.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of power electronics, and more specifically, to a reference signal generating circuit, a control module and a power converter. Background Art

[0002] In the control module of the power converter, multiple comparators are often required to perform comparisons to complete related controls, such as Figure 1 As shown, a circuit schematic diagram of a control module in the prior art is given, wherein the control module includes three comparators c1~c3, which respectively receive corresponding reference signals vc1~vc3 and corresponding related signals v1~v3 of the power converter, and compare the two to generate an output signal to implement further control, wherein the digital signals D1~D3 are respectively passed through digital-to-analog converters DAC1~DAC3 to generate reference signals vc1~vc3.

[0003] In the prior art, each comparator needs to be configured with a digital-to-analog converter to generate a corresponding reference signal. Therefore, the control module needs to be configured with multiple digital-to-analog conversion circuits. The area of ​​each analog-to-digital converter is large, which will make the area of ​​the control module larger, which is not conducive to minimizing the power density. At the same time, since the analog power consumption of each analog-to-digital converter is large, and the control module needs to be configured with multiple digital-to-analog conversion circuits, the analog power consumption of the control module will be large; moreover, for the same digital signal, the reference signals generated by the multiple digital-to-analog converters in the control module may be different, which will cause large errors or even mistakes, thereby having a bad impact on the control of the power converter. Summary of the invention

[0004] In view of this, the present invention proposes a reference signal generating circuit, a control module and a power converter to solve the technical problems in the prior art that each comparator needs to be configured with a digital-to-analog converter, resulting in a large area and analog power consumption of the control module, and that for the same digital signal, the reference signals generated by multiple digital-to-analog converters may be different, thereby having a negative impact on the control of the power converter.

[0005] An embodiment of the present invention provides a reference signal generating circuit for generating multiple reference signals, characterized in that it includes: a digital-to-analog conversion circuit, configured to convert a digital signal into an analog signal; the reference signal generating circuit is configured to time-division multiplex the digital-to-analog conversion circuit, so as to generate corresponding reference signals in different time intervals according to the corresponding digital signals in the time intervals, so that the multiple reference signals are respectively generated in different time intervals according to the digital signals corresponding to the multiple reference signals.

[0006] In one embodiment, the reference signal generating circuit further includes: a plurality of sampling and holding circuits, whose input ends are all coupled to the output end of the digital-to-analog conversion circuit to respectively generate the plurality of reference signals; and a control unit, which is configured to enable the plurality of sampling and holding circuits in a time-sharing manner so that the plurality of sampling and holding circuits generate corresponding reference signals according to corresponding digital signals at different time intervals.

[0007] In one embodiment, the control unit is configured to generate multiple control signals to respectively enable the multiple sampling and holding circuits; wherein each control signal changes from invalid to valid after the corresponding digital signal is converted into the stable analog signal, and changes from valid to invalid after the corresponding reference signal is stable for a first time.

[0008] In one embodiment, each sampling and holding circuit includes a first capacitor. When the corresponding control signal is valid, the analog signal converted from the corresponding digital signal charges the first capacitor; when the corresponding control signal is invalid, the analog signal converted from the corresponding digital signal stops charging the first capacitor.

[0009] In one embodiment, the output terminal of the sample and hold circuit generates a corresponding reference signal; or the output terminal of the sample and hold circuit is coupled to the input terminal of a buffer, and the output terminal of the buffer generates a corresponding reference signal.

[0010] An embodiment of the present invention provides a control module, comprising: a plurality of first modules, wherein each first module comprises a first input terminal, a second input terminal and an output terminal, one of the first input terminal and the second input terminal receives a related signal representing a need for control or comparison, the other of the first input terminal and the second input terminal receives a reference signal, and the output terminal generates an output signal generated according to the related signal and the reference signal; and a reference signal generating circuit, configured to generate the reference signal corresponding to each first module in a time-sharing manner.

[0011] In one embodiment, the reference signal generating circuit includes a digital-to-analog conversion circuit configured to convert a digital signal into an analog signal; the reference signal generating circuit is configured to time-division multiplex the digital-to-analog conversion circuit so as to generate the corresponding reference signal in different time intervals according to the corresponding digital signal in the time interval, so that in different time intervals, the multiple reference signals corresponding to the multiple first modules are respectively generated according to the multiple digital signals corresponding to the multiple reference signals.

[0012] In one embodiment, the reference signal generating circuit further includes: a plurality of sampling and holding circuits, whose input ends are all coupled to the output end of the digital-to-analog conversion circuit to respectively generate a plurality of reference signals; and a control unit, which is configured to enable the plurality of sampling and holding circuits in a time-sharing manner so that the plurality of sampling and holding circuits generate corresponding reference signals according to corresponding digital signals at different time intervals.

[0013] In one embodiment, the output terminal of each sample-and-hold circuit is coupled to the other of the first input terminal and the second input terminal of the corresponding first module.

[0014] In one embodiment, the output terminal of each sample-and-hold circuit is connected to the other of the first input terminal and the second input terminal of the corresponding first module through a buffer.

[0015] In one embodiment, the control unit is configured to generate multiple control signals to respectively enable the multiple sampling and holding circuits; wherein each control signal changes from invalid to valid after the corresponding digital signal is converted into the stable analog signal, and changes from valid to invalid after the corresponding reference signal is stable for a first time.

[0016] In one embodiment, when the reference signal generating circuit needs to generate the reference signal of the corresponding first module according to the corresponding digital signal, the control unit generates a control signal of the corresponding first module to generate the reference signal.

[0017] In one embodiment, each sampling and holding circuit includes a first capacitor. When the corresponding control signal is valid, the analog signal converted from the corresponding digital signal charges the first capacitor; when the corresponding control signal is invalid, the analog signal converted from the corresponding digital signal stops charging the first capacitor.

[0018] In one embodiment, the first module is configured as one of a comparator, an operational amplifier, and a transconductance amplifier.

[0019] An embodiment of the present invention provides a power converter, comprising: any one of the control modules described above.

[0020] In one embodiment, the power converter is configured as a multi-phase DC-DC converter, and the multiple reference signals correspond to multiple different control parameters, or the multiple reference signals correspond to the same control parameter in different phases.

[0021] Compared with the prior art, the technical solution of the present invention has the following advantages: the reference signal generating circuit of the present invention is used to generate multiple reference signals, including: a digital-to-analog conversion circuit configured to convert a digital signal into an analog signal; the reference signal generating circuit is configured to time-division multiplex the digital-to-analog conversion circuit, so as to generate the corresponding reference signal according to the corresponding digital signal in the time interval in different time intervals, so that the multiple reference signals are respectively generated according to the digital signals corresponding to the multiple reference signals in different time intervals. The reference signal generating circuit of the present invention reduces the number of digital-to-analog conversions, and multiple reference signals can be generated with only one analog-to-digital conversion circuit, thereby reducing the area of ​​the entire control module, which is conducive to minimizing the power density, and at the same time, reducing the analog power consumption of the control module. In addition, for the same digital signal, the reference signals generated by the same digital-to-analog converter will not have differences. BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The above and other objects, features and advantages of the present invention will become more apparent through the following description of the embodiments of the present invention with reference to the accompanying drawings, in which:

[0023] Figure 1 It is a circuit diagram of a control module in the prior art;

[0024] Figure 2 A circuit diagram of an embodiment of a reference signal generating circuit and a control module of the present invention;

[0025] Figure 3 is an exemplary working waveform diagram of the reference signal generating circuit of the present invention;

[0026] Figure 4 FIG. 4 is a circuit diagram of an embodiment of a sample-and-hold circuit of the present invention. DETAILED DESCRIPTION

[0027] The present invention is described below based on embodiments, but the present invention is not limited to these embodiments. In the detailed description of the present invention below, some specific details are described in detail. It is possible for a person skilled in the art to fully understand the present invention without the description of these details. In order to avoid confusing the essence of the present invention, known methods, processes, flows, components and circuits are not described in detail.

[0028] In addition, persons of ordinary skill in the art will appreciate that the drawings provided herein are for illustration purposes and are not necessarily drawn to scale.

[0029] At the same time, it should be understood that in the following description, "circuit" refers to a conductive loop composed of at least one element or subcircuit through electrical connection or electromagnetic connection. When an element or circuit is said to be "connected to" another element or an element / circuit is said to be "connected between" two nodes, it can be directly coupled or connected to another element or there can be an intermediate element, and the connection between the elements can be physical, logical, or a combination thereof. On the contrary, when an element is said to be "directly coupled to" or "directly connected to" another element, it means that there is no intermediate element between the two.

[0030] Unless the context clearly requires otherwise, throughout the specification and claims, the words "include", "comprising" and similar words should be interpreted in an inclusive sense rather than an exclusive or exhaustive sense; that is, in the sense of "including but not limited to".

[0031] In the description of the present invention, it should be understood that the terms "first", "second", etc. are only used for descriptive purposes and cannot be understood as indicating or implying relative importance. In addition, in the description of the present invention, unless otherwise specified, "plurality" means two or more.

[0032] Figure 2 FIG. 1 is a circuit diagram of an embodiment of a reference signal generating circuit and a control module of the present invention; Figure 2 As shown, the control module includes three first modules c1-c3 and a reference signal generating circuit 21. Each first module includes a first input terminal, a second input terminal and an output terminal; the first input terminal of the first module c1 receives a related signal v1 indicating that control or comparison is required, the second input terminal receives a reference signal vc1, and the output terminal generates an output signal vo1 generated according to the related signal v1 and the reference signal vc1; the first input terminal of the first module c2 receives a related signal v2 indicating that control or comparison is required, the second input terminal receives a reference signal vc2, and the output terminal generates an output signal vo2 generated according to the related signal v2 and the reference signal vc2; the first input terminal of the first module c3 receives a related signal v3 indicating that control or comparison is required, the second input terminal receives a reference signal vc3, and the output terminal generates an output signal vo3 generated according to the related signal v3 and the reference signal vc3.

[0033] The reference signal generating circuit 21 is configured to generate a reference signal corresponding to each first module in a time-sharing manner. Specifically, the reference signal generating circuit 21 includes a digital-to-analog conversion circuit DAC, which is configured to convert the digital signal D0 into an analog signal Vc. The reference signal generating circuit 21 is configured to time-share multiplex the digital-to-analog conversion circuit DAC, so as to generate the corresponding reference signal according to the corresponding digital signal in the time interval in different time intervals, so that in different time intervals, multiple reference signals corresponding to multiple first modules are generated respectively according to the digital signals corresponding to the multiple reference signals. Further, the reference signal generating circuit 21 also includes: three sampling and holding circuits S / H1~S / H3 and a control unit (not shown in the figure), the input ends of the sampling and holding circuits S / H1~3 are all coupled to the output ends of the digital-to-analog conversion circuit DAC, so as to generate multiple reference signals vc1~vc3 respectively; the control unit is configured to time-share enable the sampling and holding circuits S / H1~S / H3, so that the sampling and holding circuits S / H1~S / H3 generate corresponding reference signals according to the corresponding digital signals in different time intervals. Further, when the reference signal generating circuit 21 needs to generate a reference signal of the corresponding first module according to the corresponding digital signal, the control unit generates a control signal of the corresponding first module to generate the reference signal. In one embodiment, the digital signal corresponding to the reference signal of each first module is provided by the customer, and the refresh of the digital signal is controlled by the control unit, which can be set in advance or in real time.

[0034] The output ends of the sampling and holding circuits S / H1 to S / H3 are respectively coupled to the second input ends of the corresponding first modules. In one embodiment, the output ends of the sampling and holding circuits S / H1 to S / H3 are respectively directly connected to the second input ends of the corresponding first modules. At this time, the output ends of the sampling and holding circuits generate corresponding reference signals. In another embodiment, the output ends of the sampling and holding circuits S / H1 to S / H3 are respectively equivalently directly connected to the second input ends of the corresponding first modules. For example, the output ends of the sampling and holding circuits S / H1 to S / H3 are respectively connected to the second input ends of the corresponding first modules through buffers. The output ends of the sampling and holding circuits are coupled to the input ends of the buffers, and the output ends of the buffers generate corresponding reference signals.

[0035] The control unit is configured to generate three control signals sw1-sw3 to respectively enable the sample-and-hold circuits S / H1-S / H3. In one embodiment, the control signals sw1-sw3 change from invalid to valid after the corresponding digital signals are converted into stable analog signals, and change from valid to invalid after the corresponding reference signals are stable for a first time.

[0036] Furthermore, each sampling and holding circuit includes a first capacitor. When the corresponding control signal is valid, the analog signal converted from the corresponding digital signal charges the first capacitor; when the corresponding control signal is invalid, the analog signal converted from the corresponding digital signal stops charging the first capacitor.

[0037] The first module ci is configured as one of a comparator, an operational amplifier, and a transconductance amplifier.

[0038] Figure 3 is an exemplary working waveform diagram of the reference signal generating circuit of the present invention, combined with Figure 2 and Figure 3The working process of the reference signal generating circuit of the present invention is described. At time t0, the sampling and holding circuits S / H1-3 are not enabled, the control unit controls the digital signal Do inputted by the digital-to-analog conversion circuit DAC to be equal to D1, and the analog signal Vc outputted by the digital-to-analog conversion circuit DAC is equal to vc1 after being stabilized. At time t1 after the analog signal vc is stabilized to be equal to vc1, that is, at time t1 after the voltage of the digital-to-analog conversion circuit DAC is established, the control signal sw1 changes from invalid to valid, the sampling and holding circuit S / H1 is enabled, and the analog signal vc charges the first capacitor in the sampling and holding circuit S / H1. After the reference signal vc1 corresponding to the sampling and holding circuit S / H1 is stable for the first time, at time t2, the control signal sw1 changes from valid to invalid, the sampling and holding circuit S / H1 is not enabled, and the analog signal vc stops charging the first capacitor. At the same time, the change of the analog signal vc outputted by the digital-to-analog conversion circuit DAC is prevented from affecting the voltage value on the first capacitor. At time t3, the sampling and holding circuits S / H1~3 are not enabled, and the control unit controls the digital signal Do of the input of the digital-to-analog conversion circuit DAC to be equal to D2. The analog signal Vc output by the digital-to-analog conversion circuit DAC is equal to vc2 after being stabilized. At time t4 after the analog signal vc is stabilized and equal to vc2, that is, at time t4 after the voltage of the digital-to-analog conversion circuit DAC is established, the control signal sw2 changes from invalid to valid, the sampling and holding circuit S / H2 is enabled, and the analog signal vc charges the first capacitor in the sampling and holding circuit S / H2. After the reference signal vc2 corresponding to the sampling and holding circuit S / H2 is stable for the first time, at time t5, the control signal sw2 changes from valid to invalid, the sampling and holding circuit S / H2 is not enabled, and the analog signal vc stops charging the first capacitor. At the same time, the change of the analog signal vc output by the digital-to-analog conversion circuit DAC is prevented from affecting the voltage value on the first capacitor. At time t6, the sampling and holding circuits S / H1~3 are not enabled, and the control unit controls the digital signal Do of the input of the digital-to-analog conversion circuit DAC to be equal to D3. The analog signal Vc output by the digital-to-analog conversion circuit DAC is equal to vc3 after being stabilized. At time t7 after the analog signal vc is stabilized and equal to vc3, that is, at time t7 after the voltage of the digital-to-analog conversion circuit DAC is established, the control signal sw3 changes from invalid to valid, the sampling and holding circuit S / H3 is enabled, and the analog signal vc charges the first capacitor in the sampling and holding circuit S / H3. After the reference signal vc3 corresponding to the sampling and holding circuit S / H3 is stable for the first time, at time t8, the control signal sw3 changes from valid to invalid, the sampling and holding circuit S / H3 is not enabled, and the analog signal vc stops charging the first capacitor. At the same time, the change of the analog signal vc output by the digital-to-analog conversion circuit DAC is prevented from affecting the voltage value on the first capacitor.At time t9, the sampling and holding circuits S / H1-3 are disabled, and the control unit controls the digital signal Do input to the digital-to-analog conversion circuit DAC to be equal to D1, and repeats the above process so that the reference signal is continuously corrected during the control process so that the reference signal has no deviation.

[0039] Figure 4 The circuit diagram of the sample-and-hold circuit of the present invention is a circuit diagram of an embodiment of the sample-and-hold circuit. Each sample-and-hold circuit S / Hi includes a power switch Ti and a first capacitor ci1. One end of the power switch Ti is coupled to the output end of the digital-to-analog conversion circuit DAC. The second end of the power switch Ti is coupled to the second input end of the corresponding first module ci. The control signal swi is used to control the on and off of the power switch Ti. In this embodiment, the first capacitor ci1 is an external capacitor of the first module. In another embodiment, the first capacitor cil is configured to share the built-in capacitor of the corresponding first module. Figure 4 An embodiment of the simplest sampling and holding circuit is provided, but the present invention is not limited thereto. Any known or unknown sampling and holding circuit that can enable the sampling and holding circuit to charge the first capacitor to stabilize the reference signal is within the protection scope of the present invention.

[0040] In this embodiment, each first module is configured to receive a relevant signal representing a need for control or comparison at a first input terminal, and receive a reference signal at a second input terminal, but the present invention is not limited thereto. In other embodiments, one of the first input terminal and the second input terminal of each first module receives a relevant signal representing a need for control or comparison, and the other of the first input terminal and the second input terminal receives a reference signal. It should be understood that the connection method between the corresponding sampling and holding circuit and the first module is modified accordingly.

[0041] In this embodiment, the number of first modules in the control module is set to 3, and the present invention is not limited to this. In other embodiments, the number of first modules can be set to N, where N is greater than 1, and the number of sampling and holding circuits in the reference signal generating circuit can be modified accordingly.

[0042] In this embodiment, the control unit is configured to output the digital signal corresponding to the reference signal in time-sharing to refresh the reference signals vc1 to vc3. Specifically, in this embodiment, the control unit outputs the digital signal D1 in the interval t0-t3, outputs the digital signal D2 in the interval t3-t6, and outputs the digital signal D3 in the interval t6-t9, and then continues to repeat the above process to output the digital signals D1, D2 and D3, refresh the reference signals vc1 to vc3, and control the stability of the corresponding reference signals vc1 to vc3. However, the present invention does not limit the way in which the control unit outputs the digital signal.

[0043] In this embodiment, the reference signals vc1~vc3 are fixed values, so that D1, D2 and D3 output by the control unit each time are fixed values, but the present invention is not limited to this. In other embodiments, part or all of the reference signals vc1~vc3 are set to variable values ​​and reset within a period of time according to the situation of the main control circuit.

[0044] In one embodiment, the control unit outputs a digital signal D1 in the interval t0-t3, outputs a digital signal D2 in the interval t3-t6, and outputs a digital signal D3 in the interval t6-t9, generates reference signals vc1-vc3, and maintains the values ​​of the reference signals vc1-vc3 without refreshing the reference signals thereafter.

[0045] The control module of the present invention is a submodule of the main control circuit of the power converter. The main control circuit is used to control the working state of the power converter module. The main control circuit requires multiple first modules, that is, multiple comparators and / or multiple operational amplifiers. In one embodiment, one of the first input terminals and the second input terminals of the multiple first modules receives different control parameters respectively, that is, the multiple reference signals correspond to multiple different control parameters, for example, Figure 2 The related signals V1, V2 and V3 in the power converter are respectively configured as the input current of the power converter, the output current of the power converter, and the output voltage of the power converter. When the power converter is configured as a multi-phase DC-DC converter, in one embodiment, one of the first input terminals and the second input terminals of the plurality of first modules can also be configured to receive the same control parameter in different phases, that is, the plurality of reference signals correspond to the same control parameter in different phases. For example, Figure 2 The related signals V1, V2 and V3 in the control module are respectively configured as the output current of each phase or the output voltage of each phase for overvoltage and overcurrent protection. In another embodiment, one of the first input terminal and the second input terminal of the plurality of first modules is configured to receive different control parameters in different phases. The present invention is not limited to this, and the input signal of the first module can be any related signal that needs to be compared or controlled. The value of each reference signal in the control module is set according to the requirements of the main control circuit. In one embodiment, before the main control circuit works, the reference signal generating circuit has generated a reference signal, and it can be refreshed in the subsequent process. The purpose of refreshing can be to stabilize the value of the reference signal, or to refresh the value of the reference signal to another value, and the present invention is not limited to this. In another embodiment, before the main control circuit works, the reference signal generating circuit has generated a reference signal, and each reference signal is maintained, and there is no need to refresh it in the subsequent process.

[0046] The present invention further provides a reference signal generating method, which has been explained in the above description of the reference signal generating circuit and will not be described in detail here.

[0047] The reference signal generating circuit described in the present invention reduces the number of digital-to-analog conversions, and multiple reference signals can be generated by only one analog-to-digital conversion circuit, so that for the same digital signal, the reference signals generated by the same digital-to-analog converter will not have differences; and the added sampling and holding circuit has a simple structure and a small area, thereby reducing the area of ​​the entire control module, which is conducive to minimizing the power density. At the same time, since the analog power consumption of each digital-to-analog converter is very large, the number of analog-to-digital converters is reduced, that is, the analog power consumption of the control module is reduced.

[0048] Although the embodiments are described and illustrated separately above, some common technologies are involved. It is the opinion of ordinary technicians in this field that the embodiments can be replaced and integrated. If the content is not clearly recorded in one of the embodiments, reference can be made to another recorded embodiment.

[0049] According to the embodiments of the present invention as described above, these embodiments do not describe all the details in detail, nor do they limit the invention to the specific embodiments described. Obviously, many modifications and changes can be made based on the above description. This specification selects and specifically describes these embodiments in order to better explain the principles and practical applications of the present invention, so that those skilled in the art can make good use of the present invention and the modified use based on the present invention. The present invention is limited only by the claims and their full scope and equivalents.

Claims

1. A reference signal generating circuit for generating a plurality of reference signals, characterized in that: include: A digital-to-analog conversion circuit configured to convert a digital signal into an analog signal; The reference signal generating circuit is configured to time-multiplex the digital-to-analog conversion circuit so as to generate the corresponding reference signals according to the corresponding digital signals in the time intervals in different time intervals, so that the multiple reference signals are respectively generated according to the digital signals corresponding to the multiple reference signals in different time intervals.

2. The reference signal generating circuit according to claim 1, characterized in that: Also includes: A plurality of sampling and holding circuits, whose input terminals are all coupled to the output terminal of the digital-to-analog conversion circuit to respectively generate the plurality of reference signals; and The control unit is configured to enable the plurality of sampling and holding circuits in a time-sharing manner, so that the plurality of sampling and holding circuits generate corresponding reference signals according to corresponding digital signals in different time intervals.

3. The reference signal generating circuit according to claim 2, wherein: The control unit is configured to generate a plurality of control signals to respectively enable the plurality of sample-and-hold circuits; Each control signal changes from invalid to valid after the corresponding digital signal is converted into the stable analog signal, and changes from valid to invalid after the corresponding reference signal is stable for a first time.

4. The reference signal generating circuit according to claim 3, characterized in that: Each sampling and holding circuit includes a first capacitor. When the corresponding control signal is valid, the analog signal converted from the corresponding digital signal charges the first capacitor; when the corresponding control signal is invalid, the analog signal converted from the corresponding digital signal stops charging the first capacitor.

5. The reference signal generating circuit according to claim 2, wherein: The output end of the sample and hold circuit generates a corresponding reference signal; or the output end of the sample and hold circuit is coupled to the input end of a buffer, and the output end of the buffer generates a corresponding reference signal.

6. A control module, characterized in that: include: A plurality of first modules, wherein each first module comprises a first input terminal, a second input terminal and an output terminal, one of the first input terminal and the second input terminal receives a correlation signal representing a need for control or comparison, the other of the first input terminal and the second input terminal receives a reference signal, and the output terminal generates an output signal generated according to the correlation signal and the reference signal; and The reference signal generating circuit is configured to generate the reference signal corresponding to each first module in a time-sharing manner.

7. The control module according to claim 6, characterized in that: The reference signal generating circuit includes a digital-to-analog conversion circuit configured to convert a digital signal into an analog signal; The reference signal generating circuit is configured to time-multiplex the digital-to-analog conversion circuit so as to generate corresponding reference signals according to corresponding digital signals within different time intervals, so that multiple reference signals corresponding to the multiple first modules are respectively generated according to multiple digital signals corresponding to the multiple reference signals within different time intervals.

8. The control module according to claim 7, characterized in that: The reference signal generating circuit further comprises: a plurality of sampling and holding circuits, whose input terminals are all coupled to the output terminal of the digital-to-analog conversion circuit to respectively generate a plurality of the reference signals; and The control unit is configured to enable the plurality of sampling and holding circuits in a time-sharing manner, so that the plurality of sampling and holding circuits generate corresponding reference signals according to corresponding digital signals in different time intervals.

9. The control module according to claim 8, characterized in that: The output terminal of each sample-and-hold circuit is coupled to the other one of the first input terminal and the second input terminal of the corresponding first module.

10. The control module according to claim 8, characterized in that: The output terminal of each sample-and-hold circuit is connected to the other one of the first input terminal and the second input terminal of the corresponding first module through a buffer.

11. The control module according to any one of claims 8 to 10, characterized in that: The control unit is configured to generate a plurality of control signals to respectively enable the plurality of sample-and-hold circuits; Each control signal changes from invalid to valid after the corresponding digital signal is converted into the stable analog signal, and changes from valid to invalid after the corresponding reference signal is stable for a first time.

12. The control module according to claim 11, characterized in that: When the reference signal generating circuit needs to generate the reference signal of the corresponding first module according to the corresponding digital signal, the control unit generates a control signal of the corresponding first module to generate the reference signal.

13. The control module according to claim 11, characterized in that: Each sampling and holding circuit includes a first capacitor. When the corresponding control signal is valid, the analog signal converted from the corresponding digital signal charges the first capacitor; when the corresponding control signal is invalid, the analog signal converted from the corresponding digital signal stops charging the first capacitor.

14. The control module according to claim 6, characterized in that: The first module is configured as one of a comparator, an operational amplifier, and a transconductance amplifier.

15. A power converter, characterized in that: include: A control module as claimed in any one of claims 6 to 14.

16. The power converter according to claim 15, characterized in that: The power converter is configured as a multi-phase DC-DC converter, and the multiple reference signals correspond to multiple different control parameters, or the multiple reference signals correspond to the same control parameter in different phases.