Surge suppression circuit with double independent closed loops

A surge suppression circuit, dual independent technology, applied in the direction of electrical components, output power conversion devices, etc., can solve the problems of large occupied volume, unfavorable to the refinement of airborne circuits, and high production costs, and achieves small occupied volume and reduced cost. Power loss, the effect of reducing production costs

CN108471229AActive Publication Date: 2018-08-31SOUTHWEST CHINA RES INST OF ELECTRONICS EQUIP
6 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2018-08-31

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

The invention discloses a surge suppression circuit with double independent closed loops and aims at solving the problems that an existing circuit is high in production cost and large in occupied volume and is adverse to precision management of an airborne circuit. According to the technical key points, the surge suppression circuit comprises a DC power supply, an inductor, a capacitor, a field effect transistor, an error amplifier, a single-pole double-throw analogue switch and a hysteresis comparator, wherein an output end of the error amplifier is connected with a gate of the field effect transistor and is input into an input end of the hysteresis comparator at the same time; control reference voltage is input into a positive input end of the error amplifier; a negative input end of theerror amplifier is connected with a common terminal of the single-pole double-throw analogue switch; a contact 1 and a contact 2 of the single-pole double-throw analogue switch are connected with sampling current and sampling voltage separately; and the output end of the hysteresis comparator selects conduction of one contact of the single-pole double-throw analogue switch according to the magnitude of the voltage output from the error amplifier.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of aviation power electronic control, and relates to a surge suppression circuit, in particular to a double independent closed-loop surge suppression circuit. Background technique

[0002] The power supply equipment of existing airborne high-power transmitters usually adopts a DC power supply circuit, wherein the DC power supply can be provided by the airborne AC power after rectification and transformation, and an inductor, a capacitor and a field effect transistor are connected in series in the power supply circuit. The inductance and capacitor form a filter, which is connected to the DC power supply through the FET, and the rear stage of the filter is connected to the load, and the power supply of the load can be switched by controlling the on-off.

[0003] In order to adapt to the large power fluctuation of the transmitter during pulse transmission, the capacitance of the capacitor is usually very large,...

Examples

Embodiment 1

[0024] The present invention provides a double independent closed-loop surge suppression circuit, and its preferred embodiment is as figure 1 shown. It includes a DC power supply Vdc, an inductor L, a capacitor C, a field effect transistor Q, an error amplifier U, a single-pole double-throw analog switch K and a hysteresis comparator Com; the negative pole of the DC power supply Vdc is connected to the The source of the field effect transistor Q is connected to the ground; the positive pole of the DC power supply Vdc is connected to the drain of the field effect transistor Q through the inductance L and the capacitor C connected in series; the output terminal of the error amplifier U is connected to the The gate of the field effect transistor Q is connected, and at the same time, input to the input terminal of the hysteresis comparator Com; the positive input terminal of the error amplifier U inputs the control reference voltage Vref, and the negative input terminal of the err...