Silicon plasma shunting disc processing method
By performing plane grinding, positioning hole and feature processing, double-sided LAP grinding and polishing in the processing of silicon plasma shunt disks, the problem that the existing technology is difficult to achieve polishing surfaces below Ra0.05 is solved, and the high accuracy of silicon plasma shunt disks is achieved Processed and low-roughness surfaces meet the needs of 7 nm-level silicon wafers.
Patent Information
- Application Number
- CN202411174204.7
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-08-26
- Publication Date
- 2024-12-10
- Estimated Expiration
- 2044-08-26
AI Technical Summary
The existing silicon plasma split disc processing technology is difficult to achieve a polishing surface roughness below Ra0.05, which cannot meet the extremely refined 7nm-level silicon wafer needs.
A method including plane grinding, positioning holes and feature processing, double-sided LAP grinding, mixed acid etching and polishing is adopted to ensure that the surface of the silicon plasma split disc and the small hole surface are uniform, by gradually removing the knife marks and mechanical damage layers. Finished to achieve low roughness.
It effectively reduces the roughness of the polishing surface of the silicon plasma split disc to reach Ra0.05 or below, meets the demand for extreme fineness, reduces polishing time and improves the finish and reliability of the product.
Smart Images

Figure CN119098826A_ABST
Abstract
Citation Information
Patent Citations
Methods for silicon electrode assembly etch rate and etch uniformity recovery
CN101137461A
Regeneration processing method of silicon electrode
CN114566417A
Method for etching wafer chamfer by plasma and plasma etching equipment
CN116313771A
Polishing pad with groove
JP2000349053A
Electrode plate for plasma processor and method for manufacturing the same
JP2020109804A
