Multi-channel DVI (digital Visual Interface) image fusion correction control host

A correction control and image fusion technology, which is applied in the direction of instruments, electrical digital data processing, digital output to display devices, etc., can solve the problem of high hardware performance requirements, high cost of GPU graphics cards, and inconsistent real-time synchronization of multi-channel display output content and other problems, to achieve the effect of high image fusion correction quality, convenient expansion, and good image fusion effect

CN104461428AActive Publication Date: 2015-03-25WISESOFT CO LTD
6 Cites 2 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2015-03-25

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a multi-channel DVI (digital Visual Interface) image fusion correction control host. The multi-channel DVI image fusion correction control host uses an ARM CPU as a management center, uses an FPGA (field programmable gate array) as an image processing unit, performs multi-channel high-resolution DVI image acquisition, and synchronizes multi-channel images for fusion output in a strict parallel way. The host comprises an ARM CPU main board and four channel boards, wherein the channel board internally comprises an FPGA programmable logic device, a double-link DVI input module, a double-link DVI output module, a QDR2 (quad data rate) data access module and a DDR2 (double data rate 2) data access module of a digital image processing circuit; all the components are distributed on an ARM core board, the main board and the four parallel-running channel boards; the ARM core board and the channel boards are connected with the main board through inter-board connectors; the channel number can be extended between hosts through cascading ports. The multi-channel DVI image fusion correction control host effectively overcomes the defects that the conventional PC computing cluster is expensive and synchronization and timeliness of output contents cannot be consistent completely; the embedded FPGA image processing unit effectively reduces space occupancy; an image output by an double-link DVI is high in resolution; different transformation parameter tables can be adapted to different projection screens.
Need to check novelty before this filing date? Find Prior Art

Description

1. Technical Field

[0001] The invention belongs to the field of electronic application technology, and relates to a multi-channel image fusion technology, specifically a multi-channel DVI image fusion correction control host. 2. Background technology

[0002] At present, in response to the needs of large-scale projection display and LED screen display, there are more and more applications for fusing multiple display channel images into a large-scale scene image output. Mainly for high-resolution, large field of view, special-shaped curved surface projection environment, used in training centers, command and control centers, large conference display screens, financial center data display environment, manufacturing control visualization, urban management visualization environment.

[0003] The currently widely adopted structure scheme for large display systems is a high-performance PC networking synchronization method, which is simple and convenient. The display system is mainly com...

Examples

Embodiment Construction

[0026] The drawings show a specific embodiment.

[0027] The components of this calibration control host are installed in the chassis, which is a standard 3U chassis with air cooling, conduction and other heat dissipation methods. Length×width×height is about 4250×4350×1320 (mm), the case shell has 4 mounting holes and grounding stakes. The shell material is made of metal shell and aluminum profile.

[0028] There are main board, ARM core board, FPGA channel board and light board in the chassis. The various components are laid out on each board. The ARM CPU module is set on the ARM core board, and the FPGA programmable logic device, DVI input module, DVI output module, QDR2 data access module, and DDR2 data access module are set on the FPGA board. The DVI input module is installed on the DVI output port 8 of the FPGA channel board, and the DVI output module is installed on the DVI input port 9 of the FPGA channel board. The ARM core board and the motherboard are connected to the...