Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

1results about How to "Improve bit error resistance performance" patented technology

Data communication method, device and system and storage medium

PendingCN122093017AImprove transmission efficiencyImprove bit error resistance performanceError preventionChecksumEngineering
The invention discloses a data communication method, device and system and a storage medium, and relates to the technical field of Ethernet communication, and the data communication method comprises the steps: firstly obtaining a plurality of data packets generated by an upper-layer application, and then constructing corresponding communication sub-packets according to the data length, the content and the check code of the data packets; and extracting a standard Ethernet frame header, inserting a combined identification field, splicing the communication sub-packets to the identification field in sequence, adding a frame verification sequence to generate a combined packet, and sending the combined packet to a receiving end. And the receiving end executes first integrity check through the frame check sequence, splits the communication sub-packets according to the merging identifier after the first integrity check passes, and executes second integrity check through the communication sub-packet check code to process the effective communication sub-packets. According to the invention, the redundancy overhead is reduced through merging and packaging of multiple small data packets, the equipment compatibility is guaranteed by the standard frame header, the anti-error-code capability is improved through double-layer verification, and the transmission efficiency and the anti-error-code performance of the small data packets can be optimized while the compatibility is considered.
Owner:SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD

Popular searches