Transformer-based output-stage low-loss impedance matching method and device, storage medium and electronic equipment
By combining the T-type and LLC-type equivalent circuit models of the transformer, a low-loss impedance matching solution is designed, which solves the problem of large network loss of the power amplifier output matching network, and improves the efficiency and energy utilization of the power amplifier.
Patent Information
- Application Number
- CN202411500132.0
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-10-25
- Publication Date
- 2025-03-14
AI Technical Summary
In large-scale MIMO technology, the output matching network loss of the power amplifier has a great impact on efficiency, and how to perform effective impedance matching has become the key to improving the efficiency of the power amplifier.
By combining the T-type and LLC-type equivalent circuit models of lossless transformers, a method to reduce the transformer insertion loss is derived, and the inductance value of the transformer coil is reduced, and a matching scheme with a smaller turn ratio n is finally designed.
It realizes reducing the loss of the power amplifier, improving the efficiency of the power amplifier, and saving energy.
Smart Images

Figure CN119623386A_ABST
Abstract
Description
Technical Field
[0001] The present application relates to the technical field of impedance matching design, and in particular to a transformer-based output-stage low-loss impedance matching method, device, storage medium, and electronic device. Background Art
[0002] With the rapid development of wireless communication technology, large-scale MIMO technology has been widely adopted, which means that there are multiple transceiver channels in a transceiver. In the RF transmitter, the power amplifier is the component that consumes the most power. Therefore, it is very important to improve the efficiency of the power amplifier. The loss of the output matching network in the power amplifier has a great impact on the efficiency. Therefore, how to perform impedance matching is the key to improving the efficiency of the power amplifier. Summary of the invention
[0003] The embodiments of the present application provide a transformer-based output-stage low-loss impedance matching method, device, storage medium and electronic device. This solution improves the efficiency of the power amplifier by reducing the loss of the amplifier output-stage transformer matching circuit, thereby saving energy and improving the efficiency of the power amplifier.
[0004] Other features and advantages of the present application will become apparent from the following detailed description, or may be learned in part by the practice of the present application.
[0005] According to a first aspect of an embodiment of the present application, a transformer-based output-stage low-loss impedance matching method is provided, comprising:
[0006] Based on the circuit structure of the lossless transformer, a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer are obtained;
[0007] Based on the inductance L of the primary coil in the T-type equivalent circuit model p , the inductance of the secondary coil L s and the turns ratio n to establish an expression formula for the inductance L1 and an expression formula for the inductance L2 in the LLC type equivalent circuit model;
[0008] Establishing an expression formula for the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2;
[0009] Analyze the factors affecting the reduction of transformer loss based on the expression formula of the input impedance;
[0010] Impedance matching is designed based on the influencing factors.
[0011] In some embodiments of the present application, based on the above solution, the inductance value L of the primary coil in the T-type equivalent circuit model is p , the inductance of the secondary coil Ls The expression formula of the inductance L1 and the expression formula of the inductance L2 in the LLC type equivalent circuit model are established by using the turns ratio n, including:
[0012] Based on the inductance value L of the primary coil p , the inductance value L of the secondary coil s and the mutual inductance M of the primary coil and the secondary coil to calculate the input voltage of the T-type equivalent circuit model;
[0013] Confirming and obtaining a primary expression formula of the inductor L2 according to the input voltage of the T-type equivalent circuit model;
[0014] Based on the mutual inductance M between the primary coil and the secondary coil, the inductance value L of the primary coil p and the inductance value L of the secondary coil s respectively calculating the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0015] Determine the primary expression formula of the inductor L1 based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0016] Determining an expression formula of the turns ratio n based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0017] The expression formula of the inductance L1 and the expression formula of the inductance L2 are established based on the primary expression formula of the inductance L2, the primary expression formula of the inductance L1 and the expression formula of the turns ratio n.
[0018] In some embodiments of the present application, based on the above solution, the expression formula of the input impedance of the lossless transformer is established based on the expression formula of the inductance L1 and the expression formula of the inductance L2, including:
[0019] Perform equivalent transformation on the lossless transformer circuit;
[0020] Based on the transformed circuit, an expression formula for the input impedance of the lossless transformer is established using the inductor L1 and the inductor L2;
[0021] Based on the expression formula of the inductance L1, the real part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the secondary coil. s and the real part associated with the turns ratio n, and the imaginary part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the primary coil based on the expression formula of the inductance L1 and the expression formula of the inductance L2. p , the inductance of the secondary coil L sand the imaginary part associated with the turns ratio n.
[0022] In some embodiments of the present application, based on the above-mentioned solution, the input impedance of the LLC equivalent circuit model after the equivalent transformation is expressed as follows:
[0023]
[0024] Among them, Z in represents the input impedance of the LLC equivalent circuit model after equivalent transformation, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation.
[0025] In some embodiments of the present application, based on the above scheme, the expression formula based on the inductance L1 converts the real part of the expression formula of the input impedance of the lossless transformer into the inductance value L of the secondary coil. s and the real part associated with the turns ratio n, including:
[0026] According to the expression formula of the inductance L1, the inductance L1 and the inductance value L of the secondary coil are determined. s And the conversion relationship between turns ratio n;
[0027] According to the inductance L1 and the inductance value L of the secondary coil s The real part of the expression formula of the input impedance of the lossless transformer is converted to obtain the inductance value L of the secondary coil. s and the real part Re(Z in ), the expression formula is as follows:
[0028]
[0029] Among them, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation, R L Indicates load.
[0030] In some embodiments of the present application, based on the above scheme, the expression formula based on the inductance L1 and the expression formula based on the inductance L2 converts the imaginary part of the expression formula of the input impedance of the lossless transformer into the inductance value L of the primary coil. p , the inductance of the secondary coil L s and the imaginary part associated with the turns ratio n, including:
[0031] According to the expression formula of the inductance L1, the inductance L1 and the inductance value L of the secondary coil are determined. s And the conversion relationship between turns ratio n;
[0032] According to the expression formula of the inductance L2, the inductance L2 and the inductance value L of the primary coil are determined. p , the inductance of the secondary coil L s And the conversion relationship between turns ratio n;
[0033] According to the inductance L1 and the inductance value L of the secondary coil s And the conversion relationship between the turns ratio n, the inductance L2 and the inductance value L of the primary coil p , the inductance of the secondary coil L s The imaginary part of the expression formula of the input impedance of the lossless transformer is converted to obtain the inductance value L of the primary coil. p , the inductance of the secondary coil L s and the imaginary part Im(Z in ), the expression formula is as follows:
[0034]
[0035] Among them, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation, R L Indicates load.
[0036] In some embodiments of the present application, based on the above-mentioned solution, the influencing factors for reducing transformer loss obtained by analyzing the expression formula based on the input impedance include:
[0037] According to the inductance value L of the secondary coil s The relationship between the real part of the turns ratio n and the real part of the output impedance and the inductance L of the primary coil p , the inductance of the secondary coil L s As well as the relationship between the imaginary part associated with the turns ratio n and the imaginary part of the output impedance, it is found that the factor affecting the reduction of transformer loss is the turns ratio n.
[0038] According to a second aspect of an embodiment of the present application, there is provided a transformer-based output-stage low-loss impedance matching device, comprising:
[0039] An equivalent transformation unit, used for obtaining a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer based on the circuit structure of the lossless transformer;
[0040] The first establishing unit is used to determine the inductance L of the primary coil based on the T-type equivalent circuit model. p , the inductance of the secondary coil L s and the turns ratio n to establish an expression formula for the inductance L1 and an expression formula for the inductance L2 in the LLC type equivalent circuit model;
[0041] A second establishing unit, configured to establish an expression formula of the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2;
[0042] An analysis unit, configured to analyze and obtain influencing factors for reducing transformer losses based on an expression formula for the input impedance;
[0043] The design unit is used to design impedance matching based on the influencing factors.
[0044] According to a third aspect of an embodiment of the present application, a computer-readable storage medium is provided, wherein the storage medium stores computer instructions, and when the computer instructions are executed on a computer, the computer executes the method according to the first aspect.
[0045] According to a fourth aspect of the embodiments of the present application, there is provided an electronic device, including: a memory and a processor;
[0046] The memory is used to store computer instructions;
[0047] The processor is used to call the computer instructions stored in the memory so that the electronic device executes the method as described in the first aspect.
[0048] The technical solution of the present application, by combining two transformer equivalent circuit models, deduce that in order to reduce the insertion loss of the transformer, it is necessary to reduce the inductance of the transformer coil, and ultimately require a design idea of reducing the turns ratio n. Impedance matching is performed through this idea, which reduces the loss of the power amplifier and improves the efficiency of the power amplifier.
[0049] It should be understood that the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the present application. BRIEF DESCRIPTION OF THE DRAWINGS
[0050] The drawings herein are incorporated into the specification and constitute a part of the specification, showing embodiments consistent with the present application, and together with the specification, are used to explain the principles of the present application. Obviously, the drawings described below are only some embodiments of the present application, and for ordinary technicians in this field, other drawings can be obtained based on these drawings without creative work. In the drawings:
[0051] Figure 1 A schematic diagram of a process of a transformer-based output-stage low-loss impedance matching method according to an embodiment of the present application is shown;
[0052] Figure 2 A schematic diagram of the circuit structure of a lossless transformer according to an embodiment of the present application is shown;
[0053] Figure 3 A schematic diagram of a T-type equivalent circuit model of a circuit structure of a lossless transformer according to an embodiment of the present application is shown;
[0054] Figure 4 A schematic diagram of an LLC equivalent circuit model of a circuit structure of a lossless transformer according to an embodiment of the present application is shown;
[0055] Figure 5 A schematic diagram of an LLC model circuit of an output balun of a lossless transformer according to an embodiment of the present application is shown;
[0056] Figure 6 An equivalent circuit diagram of an output balun LLC model circuit of a lossless transformer according to an embodiment of the present application is shown;
[0057] Figure 7 A block diagram of a transformer-based output-stage low-loss impedance matching device according to an embodiment of the present application is shown;
[0058] Figure 8 A block diagram of an electronic device according to an embodiment of the present application is shown;
[0059] Fig. 9 A schematic diagram of the structure of a computer system suitable for implementing an electronic device of an embodiment of the present application is shown. DETAILED DESCRIPTION
[0060] Example embodiments will now be described more fully with reference to the accompanying drawings. However, example embodiments can be implemented in a variety of forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this application will be more comprehensive and complete and fully convey the concept of the example embodiments to those skilled in the art.
[0061] In addition, described feature, structure or characteristic can be combined in one or more embodiments in any suitable manner. In the following description, many specific details are provided to provide a full understanding of the embodiments of the present application. However, those skilled in the art will appreciate that the technical scheme of the present application can be put into practice without one or more of the specific details, or other methods, components, devices, steps, etc. can be adopted. In other cases, known methods, devices, realizations or operations are not shown or described in detail to avoid blurring the various aspects of the application.
[0062] The block diagrams shown in the accompanying drawings are merely functional entities and do not necessarily correspond to physically independent entities. That is, these functional entities may be implemented in software form, or in one or more hardware modules or integrated circuits, or in different networks and / or processor devices and / or microcontroller devices.
[0063] The flowcharts shown in the accompanying drawings are only exemplary and do not necessarily include all the contents and operations / steps, nor must they be executed in the order described. For example, some operations / steps can be decomposed, and some operations / steps can be combined or partially combined, so the actual execution order may change according to actual conditions.
[0064] It should be noted that the "multiple" mentioned in this article refers to two or more. "And / or" describes the association relationship of the associated objects, indicating that there can be three relationships. For example, A and / or B can mean: A exists alone, A and B exist at the same time, and B exists alone. The character " / " generally indicates that the associated objects before and after are in an "or" relationship.
[0065] It should be noted that the terms "first", "second", etc. in the specification and claims of the present application and the above-mentioned drawings are used to distinguish similar objects, and are not necessarily used to describe a specific order or sequence. It should be understood that the objects used in this way can be interchanged where appropriate, so that the embodiments of the present application described herein can be implemented in an order other than those shown or described.
[0066] In order to make the purpose, technical solution and advantages of the present invention clearer, the technical solution in the embodiment of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiment of the present invention. Obviously, the described embodiment is only a part of the embodiment of the present invention, not all the embodiments. Based on the embodiment of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.
[0067] Some embodiments of the present application will be described in detail below in conjunction with the accompanying drawings. In the absence of conflict, the following embodiments and features in the embodiments may be combined with each other.
[0068] See also Figure 1 , shows a flow chart of a transformer-based output-stage low-loss impedance matching method according to an embodiment of the present application.
[0069] like Figure 1 As shown, a transformer-based output stage low-loss impedance matching method is presented, which specifically includes steps S100 to S500.
[0070] refer to Figure 1 , step S100, obtaining a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer based on the circuit structure of the lossless transformer.
[0071] For example, see Figure 2 , shows the circuit structure of the lossless transformer, Figure 2 In the figure, the impedance of port 1 is the output impedance of the amplifier, which is (Re-j*Im)Ω, and the impedance of port 2 is the impedance of the probe inserted into the GSG pad, which is 50 ohms; C L is the parasitic capacitance from GSG pad to substrate; L p and L s Respectively represent the inductance values of the primary and secondary coils of the transformer.
[0072] See also Figure 3 , shows a T-type equivalent circuit model of the circuit structure of a lossless transformer.
[0073] See also Figure 4 , shows the LLC type equivalent circuit model of the circuit structure of the lossless transformer.
[0074] Continue to refer Figure 1 Step S200, based on the inductance L of the primary coil in the T-type equivalent circuit model p , the inductance of the secondary coil L s And the turns ratio n is used to establish the expression formula of the inductance L1 and the expression formula of the inductance L2 in the LLC type equivalent circuit model.
[0075] It can be understood that through step S200, the inductance L1 and the inductance L2 in the LLC type equivalent circuit model can be replaced by the L s , L p and n are shown.
[0076] In some feasible embodiments, based on the above solution, the inductance value L of the primary coil in the T-type equivalent circuit model is p , the inductance of the secondary coil L s The expression formula of the inductance L1 and the expression formula of the inductance L2 in the LLC type equivalent circuit model are established by using the turns ratio n, including:
[0077] Based on the inductance value L of the primary coil p , the inductance value L of the secondary coil s and the mutual inductance M of the primary coil and the secondary coil to calculate the input voltage of the T-type equivalent circuit model;
[0078] Confirming and obtaining a primary expression formula of the inductor L2 according to the input voltage of the T-type equivalent circuit model;
[0079] Based on the mutual inductance M between the primary coil and the secondary coil, the inductance value L of the primary coil p and the inductance value L of the secondary coil s respectively calculating the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0080] Determine the primary expression formula of the inductor L1 based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0081] Determining an expression formula of the turns ratio n based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model;
[0082] The expression formula of the inductance L1 and the expression formula of the inductance L2 are established based on the primary expression formula of the inductance L2, the primary expression formula of the inductance L1 and the expression formula of the turns ratio n.
[0083] For example, see Figure 3 and Figure 4 ,remember Figure 3 Circuit Y 11 Y 11a , Figure 4 Circuit Y 11 Y 11b , then:
[0084]
[0085] 1 / Y 11b =L2; (2)
[0086] Although the two structures are different, they represent the same transformer, so the Y parameter matrix and Z parameter matrix of the two should be the same. 11a =Y 11b We can get:
[0087]
[0088] remember Figure 3 Circuit Z 11 Z 11a , Figure 4 Circuit Z 11 Z 11b , then:
[0089] Z 11a =(L p -M)+M=L p ; (4)
[0090]
[0091] By Z 11a =Z 11b We can get:
[0092]
[0093] remember Figure 3 Circuit Z 22 Z 22a , Figure 4 Circuit Z 22 Z 22b , by Z 22a =Z 22b We can get:
[0094]
[0095] Then the turns ratio n is:
[0096]
[0097] At this point, L1 and L2 in the LLC model can be represented by L s , L p and n show:
[0098]
[0099] According to the expression formula of L1 and L2 established above, we can find out the relationship between L1 and L s and n, and find the relationship between L2 and L s , L p The relationship between and n.
[0100] Continue to refer Figure 1 , step S300, establishing an expression formula for the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2.
[0101] It can be understood that this step converts the input impedance of the lossless transformer into L through the inductor L1 and the inductor L2. s , L p To express.
[0102] In some feasible embodiments, based on the above solution, the expression formula of the input impedance of the lossless transformer is established based on the expression formula of the inductance L1 and the expression formula of the inductance L2, including:
[0103] Perform equivalent transformation on the lossless transformer circuit;
[0104] Based on the transformed circuit, an expression formula for the input impedance of the lossless transformer is established using the inductor L1 and the inductor L2;
[0105] Based on the expression formula of the inductance L1, the real part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the secondary coil. s and the real part associated with the turns ratio n, and the imaginary part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the primary coil based on the expression formula of the inductance L1 and the expression formula of the inductance L2. p , the inductance of the secondary coil L s and the imaginary part associated with the turns ratio n.
[0106] For example, the transformer and the circuit elements on its right side can be equivalent to Figure 5 , which can then be equivalent to Figure 6 , the derivation process is as follows:
[0107] Will Figure 5 C L and R L Using the ideal 1:n transformer in the middle to transform to the left, the circuit can be equivalent to Figure 6 , the C obtained after transformation in the figure tr and R tr They are:
[0108]
[0109] calculate Figure 6 The impedance Z seen from port 1 in for:
[0110]
[0111] Use L s and n to represent Z in the above formula in The real part of is:
[0112]
[0113] Use L s , L p and n to represent Z in the above formula in The imaginary part of is:
[0114]
[0115] Loadpull amplifier output stage Z opt Re(Z opt )+j·Im(Z opt ), that is, the impedance Z seen from port 1 in =Re(Z opt )+j·Im(Z opt ), namely Re(Z in )=Re(Zopt ), Im(Z in )=Im(Z opt ), then:
[0116]
[0117] Continue to refer Figure 1 , step S400, analyzing the factors affecting the reduction of transformer loss based on the expression formula of the input impedance.
[0118] In some feasible embodiments, based on the above solution, the influencing factors for reducing transformer loss obtained by analyzing the expression formula based on the input impedance include:
[0119] According to the inductance value L of the secondary coil s The relationship between the real part of the turns ratio n and the real part of the output impedance and the inductance L of the primary coil p , the inductance of the secondary coil L s As well as the relationship between the imaginary part associated with the turns ratio n and the imaginary part of the output impedance, it is found that the factor affecting the reduction of transformer loss is the turns ratio n.
[0120] For example, in the actual design process, it is hoped that the inductance of the transformer coil is as small as possible, which can not only save area but also reduce losses. Because the larger the inductance of the transformer, the larger its parasitic resistance. Intuitively, if the transformer inductance is 0, then its parasitic loss will no longer exist. Therefore, in formula (15), L s As small as possible, but Re(Z in ) is the determined value Re(Z opt ), so R is required at this time tr As large as possible, because when L s When Re(Z in ) will become larger, which will cause Re(Z in ) decreases, but Re(Z in ) is a constant number, so R tr increases, the denominator will decrease and the numerator will increase, Re(Z in ) will become larger, thereby offsetting L s Reduce the impact.
[0121] Similarly, in formula (16), L p and L s should be as small as possible, and Im(Z in ) is also a definite value, so R is also needed tr The value should be as large as possible. s When Im(Z in ) in the second term (-ωRtr L s / R L ) will increase, and the third term Re(Z in )·R L / ωL s will also increase, so R is required tr becomes larger because when R tr When Im(Z in ) in the second term (-ωR tr L s / R L ) will decrease, and the fourth term [-Re(Zin)·ωR tr C tr ] will also decrease, which will make Im(Z in ) is reduced overall, and L p The reduction will also offset L s Reduce the impact. From formula (11), we know that R tr =R L / n 2 , R L is a fixed value, so if you want to increase R tr This will offset L s and L p To reduce the impact, n needs to be reduced. According to formula (8), n = L s / M, and the mutual inductance of the transformer will not exceed the inductance of any coil in the transformer, so n is a number greater than 1. If the value of n is determined, then L s , L p The values of , M and k can be determined. Table 1 shows the parameters of the transformer coil corresponding to different n values calculated according to formulas (15) and (16).
[0122] Table 1 Parameters of transformer coils corresponding to different n values
[0123]
[0124] Continue to refer Figure 1 , step S500, designing impedance matching based on the influencing factors.
[0125] Specifically, corresponding parameters are set according to the n value to achieve impedance matching.
[0126] In summary, traditional transformer matching can only obtain a unique set of solutions, while the transformer matching method in the present invention combines two equivalent circuit models of the transformer to obtain a set of solutions based on n, which means that different parameters of the transformer can be obtained based on different n, and the calculated parameters of different transformers are substituted into the actual equivalent circuit model of the actual transformer. The conclusion of the present invention can be verified by simulation results: for the same matching impedance, the smaller n is, the smaller the inductance of the transformer coil is, and the less the loss of the output balun is; then an actual transformer is designed according to this conclusion and electromagnetic EM simulation is performed on it. The EM simulation results show that the loss of the transformer under the guidance of this theory is small, and the loss within the working frequency band is within 1.3dB.
[0127] The following describes an embodiment of the device of the present application, which can be used to implement a transformer-based output stage low-loss impedance matching method in the above embodiment of the present application. For details not disclosed in the embodiment of the device of the present application, please refer to the embodiment of the above method of the present application.
[0128] Reference Figure 7 As shown, according to an embodiment of the present application, a transformer-based output-stage low-loss impedance matching device 700 includes:
[0129] An equivalent transformation unit 701 is used to obtain a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer based on the circuit structure of the lossless transformer;
[0130] The first establishing unit 702 is used to establish the inductance L of the primary coil based on the T-type equivalent circuit model. p , the inductance of the secondary coil L s and the turns ratio n to establish an expression formula for the inductance L1 and an expression formula for the inductance L2 in the LLC type equivalent circuit model;
[0131] A second establishing unit 703 is used to establish an expression formula of the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2;
[0132] An analysis unit 704 is configured to analyze and obtain influencing factors for reducing transformer losses based on the expression formula of the input impedance;
[0133] The design unit 705 is used to design impedance matching based on the influencing factors.
[0134] like Figure 8As shown, an embodiment of the present application also provides an electronic device 800, including a memory 810, a processor 820, and a computer program 811 stored in the memory 810 and executable on the processor. When the processor 820 executes the computer program 811, the steps of the above-mentioned transformer-based output stage low-loss impedance matching method are implemented.
[0135] Since the electronic device introduced in this embodiment is a device used to implement a transformer-based output-stage low-loss impedance matching device in the embodiment of the present application, based on the method introduced in the embodiment of the present application, technical personnel in this field can understand the specific implementation of the electronic device of this embodiment and its various variations. Therefore, how the electronic device implements the method in the embodiment of the present application is not introduced in detail here. As long as the equipment used by technical personnel in this field to implement the method in the embodiment of the present application is within the scope of protection of this application.
[0136] During the specific implementation process, when the computer program 811 is executed by a processor, any implementation method in the embodiments corresponding to the first aspect can be implemented.
[0137] Fig. 9 A schematic diagram of the structure of a computer system suitable for implementing an electronic device of an embodiment of the present application is shown.
[0138] It should be noted that Fig. 9 The computer system 900 of the electronic device shown is only an example and should not bring any limitation to the functions and scope of use of the embodiments of the present application.
[0139] like Fig. 9 As shown, the computer system 900 includes a central processing unit (CPU) 901, which can perform various appropriate actions and processes according to the program stored in the read-only memory (ROM) 902 or the program loaded from the storage part 908 to the random access memory (RAM) 903, such as executing the method described in the above embodiment. In the RAM 903, various programs and data required for system operation are also stored. The CPU 901, ROM 902 and RAM 903 are connected to each other through a bus 904. An input / output (I / O) interface 905 is also connected to the bus 904.
[0140] The following components are connected to the I / O interface 905: an input section 906 including a keyboard, a mouse, etc.; an output section 907 including a cathode ray tube (CRT), a liquid crystal display (LCD), etc., and a speaker, etc.; a storage section 908 including a hard disk, etc.; and a communication section 909 including a network interface card such as a LAN (Local Area Network) card, a modem, etc. The communication section 909 performs communication processing via a network such as the Internet. A drive 910 is also connected to the I / O interface 905 as needed. A removable medium 911, such as a magnetic disk, an optical disk, a magneto-optical disk, a semiconductor memory, etc., is installed on the drive 910 as needed so that a computer program read therefrom is installed into the storage section 908 as needed.
[0141] In particular, according to an embodiment of the present application, the process described above with reference to the flowchart can be implemented as a computer software program. For example, an embodiment of the present application includes a computer program product, which includes a computer program carried on a computer-readable medium, and the computer program includes a program code for executing the method shown in the flowchart. In such an embodiment, the computer program can be downloaded and installed from a network through a communication section 909, and / or installed from a removable medium 911. When the computer program is executed by a central processing unit (CPU) 901, various functions defined in the system of the present application are executed.
[0142] It should be noted that the computer-readable medium shown in the embodiment of the present application may be a computer-readable signal medium or a computer-readable storage medium or any combination of the above two. The computer-readable storage medium may be, for example, - but not limited to - an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, device or device, or any combination of the above. More specific examples of computer-readable storage media may include, but are not limited to: an electrical connection with one or more wires, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM), a flash memory, an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the above. In the present application, a computer-readable storage medium may be any tangible medium containing or storing a program, which may be used by an instruction execution system, device or device or used in combination with it. In the present application, a computer-readable signal medium may include a data signal propagated in a baseband or as part of a carrier wave, wherein a computer-readable program code is carried. Such propagated data signals may take a variety of forms, including but not limited to electromagnetic signals, optical signals, or any suitable combination of the above. Computer-readable signal media may also be any computer-readable medium other than computer-readable storage media, which may send, propagate, or transmit programs for use by or in conjunction with an instruction execution system, apparatus, or device. The program code contained on the computer-readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wired, etc., or any suitable combination of the above.
[0143] The flowchart and block diagram in the accompanying drawings illustrate the possible architecture, functions and operations of the system, method and computer program product according to various embodiments of the present application. Wherein, each box in the flowchart or block diagram can represent a module, a program segment, or a part of the code, and the above-mentioned module, program segment, or a part of the code contains one or more executable instructions for realizing the specified logical function. It should also be noted that in some alternative implementations, the functions marked in the box can also occur in a different order from the order marked in the accompanying drawings. For example, two boxes represented in succession can actually be executed substantially in parallel, and they can sometimes be executed in the opposite order, depending on the functions involved. It should also be noted that each box in the block diagram or flowchart, and the combination of boxes in the block diagram or flowchart can be implemented with a dedicated hardware-based system that performs a specified function or operation, or can be implemented with a combination of dedicated hardware and computer instructions.
[0144] The units involved in the embodiments described in this application may be implemented by software or hardware, and the units described may also be set in a processor. The names of these units do not, in some cases, constitute limitations on the units themselves.
[0145] As another aspect, the present application further provides a computer program product or a computer program, the computer program product or the computer program including computer instructions, the computer instructions being stored in a computer-readable storage medium. A processor of a computer device reads the computer instructions from the computer-readable storage medium, and the processor executes the computer instructions, so that the computer device executes a transformer-based output-stage low-loss impedance matching method described in the above embodiment.
[0146] As another aspect, the present application also provides a computer-readable medium, which may be included in the electronic device described in the above embodiment; or may exist independently without being assembled into the electronic device. The above computer-readable medium carries one or more programs, and when the above one or more programs are executed by an electronic device, the electronic device implements a transformer-based output-stage low-loss impedance matching method described in the above embodiment.
[0147] It should be noted that, although several modules or units of the equipment for action execution are mentioned in the above detailed description, this division is not mandatory. In fact, according to the embodiments of the present application, the features and functions of two or more modules or units described above can be embodied in one module or unit. On the contrary, the features and functions of one module or unit described above can be further divided into being embodied by multiple modules or units.
[0148] Through the description of the above implementation methods, it is easy for those skilled in the art to understand that the example implementation methods described here can be implemented by software or by combining software with necessary hardware. Therefore, the technical solution according to the implementation methods of the present application can be embodied in the form of a software product, which can be stored in a non-volatile storage medium (which can be a CD-ROM, a USB flash drive, a mobile hard disk, etc.) or on a network, and includes several instructions to enable a computing device (which can be a personal computer, a server, a touch terminal, or a network device, etc.) to execute the method according to the implementation methods of the present application.
[0149] Those skilled in the art will readily appreciate other embodiments of the present application after considering the specification and practicing the embodiments disclosed herein. The present application is intended to cover any variations, uses or adaptations of the present application, which follow the general principles of the present application and include common knowledge or customary techniques in the art that are not disclosed in the present application. It should be understood that the present application is not limited to the precise structures described above and shown in the accompanying drawings, and various modifications and changes can be made without departing from the scope thereof. The scope of the present application is limited only by the appended claims.
Claims
1. A transformer-based output-stage low-loss impedance matching method, characterized in that: include: Based on the circuit structure of the lossless transformer, a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer are obtained; Based on the inductance L of the primary coil in the T-type equivalent circuit model p , the inductance of the secondary coil L s and the turns ratio n to establish an expression formula for the inductance L1 and an expression formula for the inductance L2 in the LLC type equivalent circuit model; Establishing an expression formula for the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2; Analyze the factors affecting the reduction of transformer loss based on the expression formula of the input impedance; Impedance matching is designed based on the influencing factors.
2. The method according to claim 1, characterized in that The inductance L of the primary coil in the T-type equivalent circuit model p , the inductance of the secondary coil L s The expression formula of the inductance L1 and the expression formula of the inductance L2 in the LLC type equivalent circuit model are established by using the turns ratio n, including: Based on the inductance value L of the primary coil p , the inductance value L of the secondary coil s and the mutual inductance M of the primary coil and the secondary coil to calculate the input voltage of the T-type equivalent circuit model; Confirming and obtaining a primary expression formula of the inductor L2 according to the input voltage of the T-type equivalent circuit model; Based on the mutual inductance M between the primary coil and the secondary coil, the inductance value L of the primary coil p and the inductance value L of the secondary coil s respectively calculating the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model; Determine the primary expression formula of the inductor L1 based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model; Determining an expression formula of the turns ratio n based on the impedance of the T-type equivalent circuit model and the impedance of the LLC-type equivalent circuit model; The expression formula of the inductance L1 and the expression formula of the inductance L2 are established based on the primary expression formula of the inductance L2, the primary expression formula of the inductance L1 and the expression formula of the turns ratio n.
3. The method according to claim 1, characterized in that The expression formula for establishing the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2 includes: Perform equivalent transformation on the lossless transformer circuit; Based on the transformed circuit, an expression formula for the input impedance of the lossless transformer is established using the inductor L1 and the inductor L2; Based on the expression formula of the inductance L1, the real part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the secondary coil. s and the real part associated with the turns ratio n, and the imaginary part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the primary coil based on the expression formula of the inductance L1 and the expression formula of the inductance L2. p , the inductance of the secondary coil L s and the imaginary part associated with the turns ratio n.
4. The method according to claim 3, characterized in that The input impedance of the lossless transformer after the equivalent transformation is expressed as follows: Among them, Z in Represents the input impedance of the lossless transformer after equivalent transformation, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation.
5. The method according to claim 4, characterized in that The expression formula based on the inductance L1 converts the real part of the expression formula of the input impedance of the lossless transformer into the inductance value L of the secondary coil. s and the real part associated with the turns ratio n, including: According to the expression formula of the inductance L1, the inductance L1 and the inductance value L of the secondary coil are determined. s And the conversion relationship between turns ratio n; According to the inductance L1 and the inductance value L of the secondary coil s The real part of the expression formula of the input impedance of the lossless transformer is converted to obtain the inductance value L of the secondary coil. s and the real part Re(Z in ), the expression formula is as follows: Among them, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation, R L Indicates load.
6. The method according to claim 5, characterized in that The imaginary part of the expression formula of the input impedance of the lossless transformer is converted into the inductance value L of the primary coil based on the expression formula of the inductance L1 and the expression formula of the inductance L2. p , the inductance of the secondary coil L s and the imaginary part associated with the turns ratio n, including: According to the expression formula of the inductance L1, the inductance L1 and the inductance value L of the secondary coil are determined. s And the conversion relationship between turns ratio n; According to the expression formula of the inductance L2, the inductance L2 and the inductance value L of the primary coil are determined. p , the inductance of the secondary coil L s And the conversion relationship between turns ratio n; According to the inductance L1 and the inductance value L of the secondary coil s And the conversion relationship between the turns ratio n, the inductance L2 and the inductance value L of the primary coil p , the inductance of the secondary coil L s The conversion relationship between the turn ratio n and the imaginary part of the expression formula of the input impedance of the lossless transformer is converted to obtain the inductance value L of the primary coil. p , the inductance of the secondary coil L s and the imaginary part Im(Z in ), the expression formula is as follows: Among them, C tr Represents the parasitic capacitance after equivalent transformation, R tr Represents the load after equivalent transformation, R L Indicates load.
7. The method according to claim 6, characterized in that The influencing factors for reducing transformer loss obtained by analyzing the expression formula based on the input impedance include: According to the inductance value L of the secondary coil s The relationship between the real part of the turns ratio n and the real part of the output impedance and the inductance L of the primary coil p , the inductance of the secondary coil L s As well as the relationship between the imaginary part associated with the turns ratio n and the imaginary part of the output impedance, it is found that the factor affecting the reduction of transformer loss is the turns ratio n.
8. A transformer-based output-stage low-loss impedance matching device, characterized in that: include: An equivalent transformation unit, used for obtaining a T-type equivalent circuit model and an LLC-type equivalent circuit model of the lossless transformer based on the circuit structure of the lossless transformer; The first establishing unit is used to determine the inductance L of the primary coil based on the T-type equivalent circuit model. p , the inductance of the secondary coil L s and the turns ratio n to establish an expression formula for the inductance L1 and an expression formula for the inductance L2 in the LLC type equivalent circuit model; A second establishing unit, configured to establish an expression formula of the input impedance of the lossless transformer based on the expression formula of the inductance L1 and the expression formula of the inductance L2; An analysis unit, configured to analyze and obtain influencing factors for reducing transformer losses based on an expression formula for the input impedance; The design unit is used to design impedance matching based on the influencing factors.
9. A computer-readable storage medium, characterized in that: The storage medium stores computer instructions, and when the computer instructions are executed on a computer, the computer is enabled to execute the method according to any one of claims 1 to 7.
10. An electronic device, characterized in that: include: Memory and processor; The memory is used to store computer instructions; The processor is used to call the computer instructions stored in the memory so that the electronic device executes the method as described in any one of claims 1-7.