A sample-and-hold amplifier

A sample-and-hold, amplifier technology, used in amplifiers, amplifiers using switched capacitors, amplifiers with semiconductor devices/discharge tubes, etc., can solve problems such as unrealistic time interleaving of front-end sample-and-hold amplifiers
CN102195652AInactive Publication Date: 2011-09-21NXP BV
3 Cites 7 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
NXP BV
Publication Date
2011-09-21
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A sample-and-hold amplifier (400) having a sample phase of operation and a hold phase of operation. The sample,and-hold amplifier comprising one or more sampling components (404, 406) configured to sample input signals during the sample phase of operation, and provide sampled input signals during the hold phase of operation, and an amplifier (402) configured to pre-charge the output (416, 418) of the sample-and-hold amplifier (400) during the sample phase of operation, and buffer the sampled input signal during the hold phase of operation.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to the field of sample-and-hold amplifiers, and in particular but not exclusively, to a sample-and-hold amplifier having a hold phase of operation and a sample phase of operation, which sample-and-hold amplifier may be used with a time-interleaved analog-to-digital converter. Background technique

[0002] For high-resolution analog-to-digital converters (ADCs), higher sampling rates are the trend. Time interleaving is a common technique to increase the sampling rate, although, for high-resolution ADCs, time interleaving of the front-end sample-and-hold amplifier (SHA) may not be practical due to strict time alignment requirements. "A CMOS 33-mW100-MHz 80-dB SFDR Sample-and-Hold Amplifier" by C-C Hsu and Wu J-T (VLSI CircuitsSymp.Dig., pp. 263-264, 2003) discloses a high-rate High-resolution sample-and-hold amplifier (SHA).

[0003] "A CMOS 15-bit125-MS / s Time-Interleaved ADC With Digital Background Calibration" by Z-M Le...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More