Embedded heterogeneous polynuclear cache coherence method based on bus snooping

A heterogeneous multi-core, embedded technology, applied in memory systems, memory address/allocation/relocation, instruments, etc., can solve problems such as data inconsistency, L1 cache data inconsistency, data errors, etc.

Inactive Publication Date: 2007-08-01
ZHEJIANG UNIV
View PDF0 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In this multi-core processor system, the cache structure brings new problems: if processes in different processor cores need to share some data, then there may be multiple copies of the same data stored in each L1 cache In , when the data in a certain L1 cache is updated, and the copy of the same data in other L1 caches is not modified accordingly, what those processor cores read from the private L1 cache will be "Dirty" data, resulting in the coexistence of multiple versions of the same data
In addition, after the data in a certain level-1 cache is updated, before it is written back to the level-2 cache, the data in the level-1 cache and the level-2 cache will also be inconsistent

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Embedded heterogeneous polynuclear cache coherence method based on bus snooping

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The specific implementation process of the present invention is shown in FIG. 1 .

[0030] Step 1: Data block status distinction

[0031] According to whether the data block in the read and write operation is the first write, the data block in the first-level cache is divided into four states:

[0032] "Valid": the first-level cache data block read from the second-level cache and consistent with the copy of the second-level cache;

[0033] "Invalid": not found in the first-level cache or the content of the data block in the first-level cache is "obsolete";

[0034] "Reserved": The data is only written once after being read from the L2 cache into the L1 cache, the copy in the L1 cache is consistent with the copy in the L2 cache, and it is a correct copy;

[0035] "Rewrite": the data block in the first-level cache has been written more than once, and it is the only correct data block. At this time, the data block in the second-level cache is not a correct data block eit...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

This invention discloses one imbed abnormal multi-nuclear buffer accordance method based on bus detection, which is based on one time strategy processor one degree high speed buffer accordance with main function to keep same data in multi-nuclear local one degree high speed buffer and sharing two degree high speed buffer multiple copy accordance. This invention is suitable for abnormal multi-nuclear system processor based on bus to combine two strategies advantages.

Description

technical field [0001] The invention relates to the field of heterogeneous multi-core processor systems, in particular to an embedded heterogeneous multi-core cache consistency method based on bus snooping. Background technique [0002] Multi-core processor, that is, single-chip multi-processor refers to the integration of multiple microprocessor cores on one chip, which can execute program codes in parallel, reduce the power consumption of the processor without increasing the operating frequency of the processor, and obtain high polymerization performance. The heterogeneous multi-core processor means that the multiple microprocessor cores integrated on the chip are heterogeneous. [0003] 2006 is the year with the fastest processor replacement since computer history. Processor manufacturers represented by Intel and AMD released dual-core processors at the beginning of the year, and then released a variety of dual-core processors. At the end of 2006, they released Quad-cor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F12/08G06F12/0831
Inventor 陈天洲严力科
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap