29 results about "Process migration" patented technology

The invention discloses a task load balanced distribution system and method based on a node resource state, and relates to the technical field of distributed computing, and the method comprises the steps: collecting and associating multi-dimensional node resource data and dependency relationship data between tasks; establishing a virtual synaptic connection for each pair of tasks with data interaction, and constructing a task-dependent neural network model; the node resource state is monitored in real time, and the synaptic connection strength is adjusted; dynamically generating an optimal task allocation strategy; when the node resource saturation is continuously too high or the task execution efficiency is obviously reduced, starting a task migration process; and in the migration process, a synaptic cache region is created in the intermediate node, interaction data is cached, a dependency task node mapping relation is updated, data is synchronized, and the collaboration efficiency is verified. According to the method, CPU and GPU resource states and task dependency are considered at the same time, accurate matching and cooperative scheduling are achieved, overload or idling of a single resource is avoided, and the resource utilization rate is increased.

The invention provides a process GPU-oriented real-time fault tolerance and task migration system and method, and relates to the technical field of distributed computation.The method comprises the steps that a training task state in a GPU video memory is captured, difference data is generated through an incremental difference algorithm, and the difference data is stored in a multi-level storage system after being subjected to lightweight compression; meanwhile, GPU node health indexes are collected in real time, node states are analyzed through a time sequence prediction model, and a migration process is triggered when fault risks are predicted or preemption early warning is received; during migration, the task is paused, a final increment check point is generated, check point data is quickly transmitted to a target healthy GPU node through an RDMA network, a complete context state is reconstructed, task execution is recovered, and real-time fault tolerance and seamless migration of the GPU task are achieved. According to the method, the continuous operation reliability and the resource utilization efficiency of the GPU cluster in the long-time training task are improved.

The invention provides a source database storage process migration method and device, electronic equipment and a storage medium, and the method comprises the steps: carrying out the grammar analysis of an original storage process in a source database, and generating a corresponding abstract syntax tree; based on a preset rewriting rule set, performing semantic equivalent transformation on the flow control syntax structure in the abstract syntax tree to generate a transformed abstract syntax tree; and generating a target script in a target execution environment from the converted abstract syntax tree, executing the target script in a script running engine, dynamically generating a standard SQL statement corresponding to the business logic defined by the original storage process, and submitting the standard SQL statement to one or more target data platforms for execution. And the business logic of the original storage process is reproduced. By introducing the target script as the intermediate execution layer, the flexibility of the migration scheme is greatly improved, so that the migration scheme is suitable for various big data platforms without the native storage process capability.

The invention provides an AI-based multi-node rapid disaster recovery switching method and system, and the method comprises the steps: obtaining multi-dimensional monitoring indexes of the CPU usage rate, the memory occupancy rate, the network IO, the disk IO, the application response time and the error rate of each node, and constructing a time sequence feature matrix; extracting space correlation features among nodes by using a graph convolutional network, extracting time sequence features through a long-short-term memory network, constructing a deep space-time graph neural network to identify a fault precursor, and predicting a node fault 30-120 seconds in advance; generating a node health score based on a node fault prediction result and capacity estimation, executing a target node optimization algorithm, and selecting an optimal disaster recovery backup node; the method comprises the following steps: constructing a hot backup by adopting a CRI U-based lightweight process migration technology, and generating a check point and an incremental snapshot of a source container; and automatic disaster recovery switching is executed before the node fails, the service flow is redirected, and the service is ensured not to be interrupted. According to the method, the disaster recovery switching time can be shortened to a millisecond level, and the system availability is remarkably improved.

The invention discloses an inter-host process migration method and system, computer equipment and a medium. The inter-host process migration method comprises the steps of obtaining a memory snapshot, file descriptor information, network state information and register state information of a target process in a source host; determining memory mapping information based on the memory snapshot; sending the memory mapping information, the file descriptor information, the network state information and the register state information to a target host; and performing target process reconstruction in the target host by utilizing the memory mapping information, the file descriptor information, the network state information and the register state information. According to the scheme provided by the invention, the memory copying and recovery of the running process can be realized, the resource continuity and the migration reliability are ensured by combining the file descriptor information, the network state information and the register state information, and the method is suitable for dynamic load balancing and fault recovery scenes in cloud computing and distributed systems.

The invention relates to the technical field of virtual machines, in particular to a virtual machine live migration protocol authentication and data protection method which comprises a migration end configuration process, a migrated end configuration process and a migration process. The migration end carries out a migration end configuration process to obtain strategy configuration data of the migration end; the migrated end carries out a migrated end configuration process to obtain strategy configuration data of the migrated end; based on the strategy configuration data of the migration end and the strategy configuration data of the migrated end, the migration end and the migrated end enter a migration process so as to carry out double-end protocol authentication of the migration end and the migrated end, and after the double-end protocol authentication is passed, the migration data is migrated from the migration end to the migrated end, so that the safety protection of the migration data is realized. And the data migration performance is improved.

The utility model relates to a memory and an electronic device, the memory comprises a memory chip and a logic chip, the memory chip and the logic chip are packaged by adopting a three-dimensional packaging technology, the memory further comprises an interface circuit, the interface circuit is used for realizing communication between the memory and an external system, and the interface circuit is used for realizing communication between the memory and the external system. The interface circuit is arranged on the storage chip. Compared with an implementation mode that an interface circuit is generally arranged in a logic chip in the prior art, the memory provided by the utility model has the advantages that the interface circuit is arranged in the memory chip, and the interface circuit is a standard memory interface, so that the design based on the memory chip does not need process migration; the design complexity and design difficulty caused by interface circuit process migration can be avoided, and the architecture iteration speed is greatly increased.

A migration method includes: downgrading, by a source node, a physical page in a local memory corresponding to a process to a physical page of a compute express link (CXL) memory pool having a first physical address; reconstructing, by a target node, a first virtual address space as a second virtual address space; determining, by the target node, a second physical address of the physical page in the CXL memory pool; and mapping, by the target node, the second physical address to the second virtual address space, wherein the CXL memory pool is shared by the source node and the target node, the first physical address is based on a physical address encoding rule of the source node, and the second physical address is based on a physical address encoding rule of the target node.

The invention discloses a process migration control method and device for flexible assembly task switching, and relates to the technical field of flexible assembly. The method comprises the following steps: acquiring original total data in a first process; taking the minimum sample loss function as an optimization target, and obtaining a distillation candidate subset from the original total data; the sample loss function is used for measuring the retention degree of the distillation candidate subset on the behavior distribution of the original total data; calculating a comprehensive score of each action in the distillation candidate subset through a distribution consistency score and an action border-crossing punishment, filtering out sample data with relatively large comprehensive scores of the actions in combination with a gating mechanism, and storing the sample data meeting the gating mechanism into a small-capacity buffer area; and finally, training the initial strategy network according to the sample data of the small-capacity buffer area and the observation data of the second process to obtain a new strategy network. The method can give consideration to both online speed and stability under the condition of limited resources.

The invention provides a parameter processing method and device.The method comprises the steps that a circuit topological structure and a target manufacturing process under an original manufacturing process are obtained, and the circuit topological structure comprises circuit devices and the connection relation between the circuit devices; the target manufacturing process comprises N process corners of the circuit topological structure, M standard indexes and P candidate parameters of the circuit device; determining N1 representative process corners according to the N process corners; according to the circuit topological structure, the N1 representative process corners, the M1 standard indexes and the P1 candidate parameters, determining a target device parameter, 0 lt, meeting the target manufacturing process, of the circuit topological structure; m1 < = M, 0lt; p1 < = P. According to the method provided by the invention, the design parameter tuning work of the analog circuit device during process migration can be automatically completed, and the chip design quality and efficiency are improved.

The invention discloses a process migration method and device of an embedded system. The method comprises the steps that real-time operation state parameter values corresponding to at least two CPU cores and a preset process migration threshold value are obtained; determining a to-be-migrated CPU core according to the real-time running state parameter value and a preset process migration threshold value; screening the CPU cores in the same processor cluster with the CPU core to be migrated from the at least two CPU cores to obtain candidate CPU cores; determining a target CPU core according to the real-time running state parameter value corresponding to the candidate CPU core and a preset process migration threshold value; obtaining a current process snapshot corresponding to a current process in the to-be-migrated CPU core and a target historical process snapshot, and determining a target incremental snapshot corresponding to the to-be-migrated CPU core according to the current process snapshot and the target historical process snapshot; and sending the target incremental snapshot to the target CPU core. According to the method and the device, the process migration efficiency in the multi-core embedded system is improved.

The cross-process simulation integrated circuit behavior modeling method based on transfer learning and self-enhancement optimization belongs to the technical field of electronic design automation and artificial intelligence, and first, the circuit simulation data of a source process and a target process are subjected to feature engineering processing and alignment based on physical characteristics; a forward performance prediction model is constructed, a transfer learning strategy of source domain pre-training combined with target domain partial layer fine-tuning is adopted, and a mapping from circuit parameters to performance indicators is established; secondly, a reverse parameter backstepping model is constructed, and self-enhancement closed-loop optimization is performed, the forward model is used as a verifier to perform performance evaluation on the samples generated by the reverse model, high-confidence samples are selected to iteratively update the reverse model, and process rule hard constraints are introduced in the output layer to perform parameter boundary clipping; finally, the circuit design parameters meeting the requirements of the target process are output. The present application significantly improves the design efficiency and physical reliability of the simulation IP cross-process migration, and effectively solves the model generalization problem in the small sample scene.

The application discloses a CPU scheduling method and system for a hybrid memory architecture, and can be widely applied to the technical field of CPU processing. In the application, the CPU resource usage degree is periodically collected during the application of the hybrid architecture, the busy degree of each physical core under a NUMA node is analyzed according to the CPU resource usage degree, the task scheduling queue attribute of the busy core in the physical core is analyzed, and then the process migration strategy and the process scheduling strategy are executed according to the task scheduling queue attribute, so that the reasonable scheduling of the process can be realized, and the utilization rate of the CPU resource is improved.

The application discloses a Go language library migration method based on semantic dependency graph and complexity scheduling, and comprises the following steps: S1, source code is acquired, and a unified semantic dependency graph is generated; S2, a minimum migration unit is generated; S3, multi-dimensional complexity quantification and risk modeling calculation are carried out on each minimum migration unit, a risk score is generated, all minimum migration units are sorted according to the risk score from low to high, and a migration priority queue is constructed; S4, according to the migration priority queue, the migration unit with lower risk is preferentially executed, and a migration state is recorded; S5, a test verification process is carried out; and S6, migration scheduling is carried out. The application realizes automatic migration planning based on program analysis, graph theory structure and complexity scheduling algorithm, does not depend on model training or external knowledge enhancement mechanism, and has high engineering applicability.

The invention discloses a method and a device for designing a stateless ubiquitous operating system supporting a decoupling service. The device comprises a hardware layer, a macro-kernel base layer, a platform abstraction layer and a LibOS user process layer, by designing a decentralized process state, the state of a user process in a computer system is separated from a system kernel, and system service is decoupled into the user process to obtain a decoupled user process, so that the degree of dependence of the user process on a host system is reduced; a stateless cross-device migration method is designed, and the decoupled user processes are efficiently migrated on different heterogeneous hardware platforms, so that the system service has continuity; and realizing heterogeneous resource integration and resource optimization of a computer system through a dynamic service and resource management method of a hardware resource list for heterogeneous device collaboration and process seamless migration.

The invention provides a two-workshop distributed comprehensive scheduling method based on an improved bipartite graph. According to the method, an improved bipartite graph cyclic decomposition strategy is provided; secondly, establishing a multi-substring weight calculation scheme based on substring structure characteristics generated by decomposition; and finally, proposing a workshop virtual-real allocation strategy, and realizing dual optimization of shorter processing time and higher equipment efficiency by pre-allocating a process set to a virtual equipment simulation scheduling process and disassembling a substring to dynamically adjust a resource allocation scheme. The method provided by the invention effectively solves the problem of heavy transverse and light longitudinal or heavy longitudinal and light transverse in a traditional scheduling method, avoids a process migration phenomenon and additional time consumption caused by the process migration phenomenon, and improves the scheduling efficiency and equipment utilization level of symmetric two-workshop distributed scheduling; and a solution with theoretical value and practical significance is provided for the field of complex product production scheduling.

The invention provides a digital circuit design system, a digital circuit full-automatic design method and a related product, and the digital circuit design system converts a metal layer rule into a process parameter template represented by a coefficient of a process minimum line width unit through a process abstract interface module, so that the process migration cost is reduced. The full-automatic design method of the digital circuit can automatically start from the function description of the target digital circuit, the physical implementation result of the target digital circuit is obtained, the full-process automatic design of the chip is realized, and the design difficulty of the digital circuit is reduced.

The application proposes a two-machine distributed comprehensive scheduling method based on improved bipartite graph. The method proposes an improved bipartite graph cycle decomposition strategy; secondly, based on the sub-string structure characteristics generated by decomposition, a multi-sub-string weight calculation scheme is established; finally, a virtual and real distribution strategy of workshop is proposed, the scheduling process is simulated by pre-distributing the process set to the virtual device, the resource allocation scheme is dynamically adjusted by disassembling the sub-string, and the dual optimization of "shorter processing time and higher equipment efficiency" is realized. The method effectively solves the problem of heavy horizontal and light vertical or heavy vertical and light horizontal in the traditional scheduling method, avoids the process migration phenomenon and the additional time consumption caused thereby, improves the scheduling efficiency and equipment utilization level of the symmetric two-machine distributed scheduling, and provides a solution with theoretical value and practical significance for the field of complex product production scheduling.

The invention discloses a parameter prediction and process migration method for an analog circuit of an adaptive network, and the method comprises the steps: obtaining a network training data set based on the feature vector and target performance index data of the analog circuit, and enabling the network training data set to be divided into a deep network training data set and a shallow network training data set based on the distribution density; activation function data are adaptively acquired based on the target performance index data, the activation function data comprise a deep activation function and a shallow activation function, the deep activation function is used for an activation function of a deep network, and the shallow activation function is used for an activation function of a shallow network; based on the network training data set and the activation function data, respectively updating and verifying hyper-parameters of the deep network and the shallow network; and obtaining a prediction result based on the test data set. Not only are the problems of size-performance prediction and cross-process migration of the analog circuit solved, but also the method has wide universality and expansibility.

The application discloses a process migration method, which is executed in a computing device and comprises the following steps: when a first process wakes up a second process, it is determined whether a CPU where the first process is located is in an idle state, the first process is a process for executing a wake-up flow, and the second process is a process woken up by the first process; if the CPU where the first process is located is not in the idle state, the second process is migrated into a target CPU of the computing device based on affinity between the first process and the second process. The process migration method improves the performance of program running.

The invention provides a heterogeneous database storage process migration method based on dynamic rule learning. According to the heterogeneous database storage process migration method based on dynamic rule learning, the expansibility and accuracy of migration from an Oracle storage process to a GaussDB function are effectively improved, automatic processing of a complex migration scene and traceability of a modification record are achieved by dynamically learning a user-defined rule and combining a text analysis technology, and the migration efficiency of the Oracle storage process to the GaussDB function is improved. And the manual intervention cost is obviously reduced.

The application provides a digital circuit design system, a digital circuit full-automatic design method and related products. The digital circuit design system converts a metal layer rule into a process parameter template represented by a coefficient of a process minimum line width unit through a process abstraction interface module, thereby reducing process migration cost. The digital circuit full-automatic design method can automatically obtain a physical implementation result of a target digital circuit from a function description of the target digital circuit, realize full-flow automatic design of a chip, and reduce design difficulty of the digital circuit.

The application provides a distributed performance test method and system based on dynamic load prediction, comprising: periodically collecting resource utilization data of a current slave node as current time point data, and predicting resource utilization data of a next time point; judging whether the resource utilization data of the next time point is abnormal based on a dynamic threshold checking algorithm, and starting a process migration mechanism based on a priority migration strategy; deploying bidirectional buried point probes on the slave node and a system under test, analyzing and clustering associated traffic and resource data by using a density clustering algorithm, and identifying abnormal problem patterns according to a clustering result; and real-time displaying the relationship between stress request quantity of each test interface, resource indicators and abnormal problem patterns, and forming a full-link diagnosis view of stress input-system response. The application greatly improves the response speed of distributed performance test and the resource scheduling efficiency of the slave node, aligns traffic data and resource data at a second level of time, and provides bottom layer data support for upstream evaluation and analysis.

The embodiment of the invention provides a request message scheduling method and device and a readable storage medium, under the condition that a terminal device establishes QUIC connection with a first edge node, after the first edge node receives a request message carrying a URL through the QUIC connection, if the URL carries a target field, a first CID bound with a second edge node is determined, and the first CID is sent to the second edge node; and sending the first CID to the terminal device. And after receiving the first CID, the terminal equipment initiates a subsequent message carrying the first CID through QUIC connection with the first edge node, the first edge node routes the subsequent message to the second edge node according to the first CID, and the second edge node replaces the first edge node to respond to the subsequent message. In the process migration process, the QUIC connection between the terminal equipment and the first edge node is kept uninterrupted, and 302 jump does not need to be executed, so that the dependence on terminal equipment behaviors in the subsequent message scheduling process is reduced, and the additional jump overhead is reduced.

Embodiments of the present application provide a request message scheduling method and device and a readable storage medium. In the case that a terminal device establishes a QUIC connection with a first edge node, after the first edge node receives a request message carrying a URL through the QUIC connection, if the URL carries a target field, the first edge node determines a first CID bound with a second edge node and sends the first CID to the terminal device. After the terminal device receives the first CID, the terminal device initiates a subsequent message carrying the first CID through the QUIC connection between the terminal device and the first edge node. The first edge node routes the subsequent message to the second edge node according to the first CID, and the second edge node responds to the subsequent message instead of the first edge node. The QUIC connection between the terminal device and the first edge node is not interrupted during the flow migration process, and the 302 jump does not need to be performed, thereby reducing the dependence on the behavior of the terminal device in the subsequent message scheduling process and reducing the additional jump overhead.

The application provides a real-time fault-tolerant and task migration system and method for a process GPU, and relates to the technical field of distributed computing, wherein the method comprises the following steps: capturing a training task state in GPU memory and generating difference data by using an incremental differential algorithm, and storing the difference data in a multi-level storage system after light compression; simultaneously, real-time collection of GPU node health indicators is performed, node states are analyzed by using a time series prediction model, and a migration process is triggered when a fault risk is predicted or a preemption warning is received; the task is paused during migration and a final incremental checkpoint is generated, the checkpoint data is quickly transmitted to a target healthy GPU node through an RDMA network, a complete context state is reconstructed, and the task execution is resumed, so that real-time fault-tolerance and seamless migration of the GPU task are realized. The application improves the continuous operation reliability and resource utilization efficiency of the GPU cluster in a long-time training task.

The invention provides a host process migration control method and system and a storage medium, and the method comprises the steps: obtaining the in-dependence degree and in-call frequency of each to-be-migrated group, the to-be-migrated group comprising to-be-migrated hosts, and the to-be-migrated hosts comprising to-be-migrated processes running on the to-be-migrated hosts; determining the depended degree of the corresponding to-be-migrated group in combination with the in-dependence degree and the in-call frequency of the to-be-migrated group; sorting the migration sequence of the to-be-migrated groups through a preset migration strategy based on the depended degree of each to-be-migrated group, and obtaining a migration batch; and performing migration control according to the migration batch. The in-dependence degree and the in-call rate of the to-be-migrated group are used for carrying out migration sorting on the to-be-migrated group, the analysis precision of the dependence degree of the to-be-migrated group can be improved, and therefore the migration batch obtained based on the dependence degree of the to-be-migrated group can better fit the actual situation of a system, and the migration efficiency is improved. And when the migration control is carried out based on the migration batch, the migration strategy requirement of the user can be met.

The invention relates to the technical field of process management, and discloses a production process station arrangement method and system based on big data, and the method comprises the steps: obtaining process information, an employee expectation salary and an employee historical production record, mapping a process name into a process vector through a text embedding model, and generating a process classification name according to a similarity threshold; the method comprises the following steps: calculating employee production efficiency and employee production frequency according to employee historical production records and process classification names, forming an employee skill grade evaluation table, enabling skill evaluation to be stable under double calibers of category and statistics, dividing in-line process information and out-line process information according to in-line marks, and generating an in-line arrangement result; and calculating an off-line station threshold value according to standard working hours and employee expected salaries, comparing off-line station total working hours, executing process migration and employee adjustment in an over-limit manner, directly outputting an off-line arrangement result in a non-over-limit manner, and finally writing an in-line arrangement result and an off-line arrangement result into an MES database, thereby reducing arrangement iteration and improving scheme performability.

This invention discloses a cascaded single-bit SPI slave module, a serial-to-parallel conversion system, and its design method. The system consists of N cascaded single-bit SPI slave modules connected in sequence. Each module includes three flip-flops and three delay buffers, implemented through a transistor-level full-custom design. The module employs a dual-phase clock mechanism: at CLK... I Signal rising edge sampling D I Data is sent to internal nodes, and after being delayed by buffer T1 on the falling edge, it is output to D. O In CS I The rising edge of the signal outputs the internal data to the Q port. Buffers T2 and T3 are respectively connected to CLK. I CS I CLK is generated after signal delay. O CS O The output aligns the rising edges of the clock and control signals of the next-level module with the data valid window. This invention constructs an N-bit parallel output interface through modular cascading, eliminating the need for a complex clock tree network. It offers advantages such as small chip area, high operating speed, strong scalability, and convenient process migration, making it suitable for the initialization and configuration of high-speed digital-to-analog integrated circuits.