Emitter coupled logic circuit having data heavy dnty function

A technology of emitter coupling and logic circuits, applied in logic circuits, logic circuits using specific components, logic circuits using semiconductor devices, etc., can solve data overload speed delay, affect ECL circuit data overload operation speed, design issues of complexity

CN1479449AInactive Publication Date: 2004-03-03MEDIATEK INC
1 Cites 2 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
Publication Date
2004-03-03
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The circuit includes cascaded first transistor and second transistor, which are bipolar joint transistor (BJT) and field effect transistor (FET) respectively. BJT receives overloading control signal, and FET receives overloading data in order to use cascaded control of BJT and FET to overload digital overloading data on ECL circuit. Since set overloading data is received by ECL directly, thus digital overload data does not need to pass through prepositive ECL voltage level conversion treatment. Before overloading control signal acts, the overloading data can be set to transfer to FET. Thus, the FET can be set to on or off. Once overloading control signal acts, the status of output is controlled based on overloading data so as to raise data overloading acting speed of the ECL circuit.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to an emitter coupled logic (Emitter Couple Logic, ECL) circuit, in particular to an emitter coupled logic circuit with a data reload function utilizing a combined metal oxide semiconductor field effect (MOSFET) transistor. Background technique

[0002] Due to the high operation speed of emitter coupled logic (hereinafter referred to as ECL) circuits, ECL circuits have been widely used in logic gate circuits, such as D-type flip-flops (Flip-Flop). figure 1 Shown is the ECL circuit "ECL circuit for forcibly setting a high level output" of US Patent No. 4,546,272. The ECL circuit includes a pair of emitter-coupled bipolar transistors TR1, TR2 receiving differential signals, load resistors R1, R2, and a resistor R connected to the emitters of the bipolar transistors TR1, TR2. S , one connected to the resistor R S The current source, and a pair of bipolar transistors TR3, TR4 used to receive the set (set) or reset (reset) si...

Examples

Embodiment Construction

[0011] The ECL circuit with data reloading of the present invention will be described in detail below with reference to the drawings.

[0012] Fig. 2 is the ECL circuit with data reloading function of the present invention. As shown in the figure, the ECL circuit of the present invention includes a differential emitter coupled bipolar transistor pair B1, B2, a load resistor pair R1, R2, a pair of heavy load control bipolar transistors B3, B4, a connection A resistor Re at the emitter of the bipolar transistor pair B1, B2, a current source Is connected to the resistor Re, a pair of field effect transistors M1, M2 receiving heavy load data, and an inverter INV.

[0013] Collectors of the emitter-coupled bipolar transistor pair B1 and B2 are connected to a high operating voltage VCC through resistors R1 and R2 , and bases receive differential signals DA and DB respectively. The emitters of the emitter-coupled bipolar transistor pair B1, B2 are connected to a low operating voltag...