Frequency detection circuit and method of clock data restorer
A technology of frequency detection circuit and clock data recovery, which is applied to logic circuits using specific components, logic circuits using basic logic circuit components, electrical components, etc., which can solve system instability, difficult adjustment gaps, and affect tracking speed, etc. problem, to achieve the effect of strong frequency tracking ability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0055] Figure 5 It is a schematic diagram of a clock data restorer 500 according to an embodiment of the present invention. The clock data restorer 500 adopts a single-loop design, which is different from the double-loop design of the traditional clock data restorer 300 . The clock data restorer 500 includes a frequency detection circuit 501 , a charge pump 502 , and a voltage-controlled oscillator 503 sequentially coupled in a loop. The voltage controlled oscillator 503 provides the clock signal I_CLK. The frequency detection circuit 501 samples the data signal DS according to the clock signal I_CLK to detect the phase and frequency of the data signal DS, and generates a clock indication signal CIS after logical operation.
[0056] The charge pump 502 operates the VCO 503 to adjust the frequency of the clock signal I_CLK according to the state of the clock indication signal CIS. If the clock indication signal CIS is in an up-frequency state, the charge pump 502 increases ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 