Frequency detection circuit and method of clock data restorer

A technology of frequency detection circuit and clock data recovery, which is applied to logic circuits using specific components, logic circuits using basic logic circuit components, electrical components, etc., which can solve system instability, difficult adjustment gaps, and affect tracking speed, etc. problem, to achieve the effect of strong frequency tracking ability

Inactive Publication Date: 2009-11-18
FARADAY TECH CORP
View PDF0 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The problem with the clock data restorer 300 is that it is not easy to determine the difference between the adjustment amount of the two charge pumps. If the difference is too small, the tracking speed will be affected, and if the difference is too large, the system will be unstable.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Frequency detection circuit and method of clock data restorer
  • Frequency detection circuit and method of clock data restorer
  • Frequency detection circuit and method of clock data restorer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] Figure 5 It is a schematic diagram of a clock data restorer 500 according to an embodiment of the present invention. The clock data restorer 500 adopts a single-loop design, which is different from the double-loop design of the traditional clock data restorer 300 . The clock data restorer 500 includes a frequency detection circuit 501 , a charge pump 502 , and a voltage-controlled oscillator 503 sequentially coupled in a loop. The voltage controlled oscillator 503 provides the clock signal I_CLK. The frequency detection circuit 501 samples the data signal DS according to the clock signal I_CLK to detect the phase and frequency of the data signal DS, and generates a clock indication signal CIS after logical operation.

[0056] The charge pump 502 operates the VCO 503 to adjust the frequency of the clock signal I_CLK according to the state of the clock indication signal CIS. If the clock indication signal CIS is in an up-frequency state, the charge pump 502 increases ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a frequency detection circuit and a method thereof, used for a clock data restorer. The circuit comprises a phase detector, a first delayer, a frequency detector and a logic circuit, wherein the phase detector samples data signals according to a first clock signal provided by a clock data restorer and provides a phase indication signal according to a sample value. The first delayer delays the first clock signal into a second clock signal. The frequency detector is coupled with the first delayer, samples data signals according to the second clock signal and provides a frequency indication signal according to a sample value. The logic circuit is coupled with the phase detector and the frequency detector and uses the phase indication signal and the frequency indication signal to carry out logical operation so as to generate a clock indication signal. The clock data restorer adjusts the frequency of the first clock signal according to the state of the clock indication signal.

Description

technical field [0001] The present invention relates to a clock data recovery circuit, and in particular to a frequency detection circuit and method of the clock data recovery circuit. Background technique [0002] At the receiving end of high-speed serial data, in order to obtain data correctly, there must be a clock signal as the basis for sampling (sample) data, and the frequency and phase of the clock signal must be locked to the received data signal. Traditional receivers use clock data restorers to provide such clock signals. [0003] figure 1 is a schematic diagram of a conventional clock data restorer 100 . Wherein, a voltage control oscillator (VCO: voltage control oscillator) 103 provides a clock signal CLK. The phase detector 101 samples the data signal DS according to the clock signal CLK, and provides an indication signal IS according to the sampled value. The charge pump 102 controls the VCO 103 to adjust the frequency of the clock signal CLK according to t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityApplications(China)
IPC IPC(8): H03L7/087H03L7/06H03K19/173H03K5/13H03K5/135H03K5/14
Inventor陈冠宇熊玟清张正道赖佳良
OwnerFARADAY TECH CORP