Method for establishing access by fusing multiple levels of cache directories

Abstract

The invention relates to a method for establishing an access by fusing multiple levels of cache directories, and a graded fused hierarchical cache directory mechanism is established. The method comprising the steps that multiple CPU and GPU processors form a Quart computing element, a Cuckoo directory is established in a graded way in caches built in the CPU or GPU processors, an area directory and an area directory controller are established outside the Quart computing element, thus the bus communication bandwidth is effectively reduced, the arbitration conflict frequency is lowered, a data block directory of a three-level fusion Cache can be cached, and thus the access hit rate of the three-level fusion Cache is improved. Therefore a graded fused hierarchical Cache directory mechanism inside and outside the Quart is constructed, the Cache failure rate is lowered, the on-chip bus bandwidth is reduced, the power consumption of the system is lowered, the new status of the Cache block does not need to be added, the very good compatibility with the Cache consistency protocol is realized, and a new train of thought is provided for constructing a heterogeneous monolithic multi-core processor system with extensibility and high performance.

Description

technical field [0001] The invention relates to a computer cache technology, in particular to a method for establishing and accessing an integrated multi-level cache directory. Background technique [0002] The cache (Cache) directory and its consistency mechanism are key technologies in many-core processor storage systems. In the past three years, the research on the Cache directory and its consistency mechanism of the heterogeneous many-core system has been active in the world. Protoza is an adaptive granularity cache coherence mechanism, which achieves effective spatial locality by avoiding wasted communication bandwidth and unnecessary coherence traffic. SPATL separates the shared mode from the Bloom filter and uses a tagless Cache directory mechanism to eliminate redundant copies. The scalable consistency directory proposed by Sanchez et al. for 1024-core single-chip multiprocessors, but the directory mechanism is only a single-level Cache directory, and needs to trac...

AI Technical Summary

Problems solved by technology

Hechtman et al. proposed a Cache coherence mechanism based on shared virtual memory for heterogeneous multi-core systems. thousand-core system

Images