Full-chip simulation verification method

A simulation verification, full-chip technology, applied in instrumentation, computing, electrical and digital data processing, etc., can solve problems such as verification work and verification environmental impact, and achieve the effect of reducing occupation, improving verification efficiency, and reducing human resources and time costs

Pending Publication Date: 2021-08-03
SHANDONG SINOCHIP SEMICON
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] In the system-on-chip (SOC) chip design and development process, it is necessary to simulate and verify the functions and performance of the whole chip. With the increasing number of modules and subsystems (sub_system) covered by SoC, it has brought a great impact on the verification work and verification environment

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Full-chip simulation verification method
  • Full-chip simulation verification method
  • Full-chip simulation verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0022] This embodiment discloses a full-chip simulation verification method, which is used in the open process of system-on-chip (SOC) chip design. Such as figure 1 As shown, it is a system-on-chip verification platform architecture diagram, where the system-on-chip (SOC) is the design under test (DUT) that needs to be verified at the chip level, and the top_cfg_reg file is a configuration file containing configuration information. The function init_cfg obtains and parses the configuration file , to generate the configuration in the initialization process. That is, after the simulation environment is compiled once, the purpose of simulation of different test points can be realized only by modifying the configuration file.

[0023] The method described in this embodiment mainly includes two parts: a configuration file and an analysis function.

[0024] The configuration file is filled in according to the specified format, such as figure 2 As shown, it contains the address (...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a full-chip simulation verification method, and the method comprises the following steps: setting a configuration file which comprises an address, data, a read-write mark, a bus type and a read data check mark; reading and analyzing information in the configuration file by using an analytic function, and operating specified addresses in sequence according to the configuration information; when the verification environment changes the test case, determining that the environment does not need to be recompiled, modifying the configuration file according to the test case, and then analyzing and executing corresponding operation again. All configuration information is read in through a configuration file mode, so that simulation configuration is modified without recompiling a simulation environment, the configuration process is simplified, the simulation time is shortened, and the verification efficiency is improved.

Description

technical field [0001] The invention relates to the field of SOC chips, in particular to a full-chip simulation verification method in the design and development process of a system on chip (SOC) chip. Background technique [0002] In the system-on-chip (SOC) chip design and development process, it is necessary to simulate and verify the functions and performance of the whole chip. With more and more modules and subsystems (sub_system) covered by SoC, it brings great impact to verification work and verification environment. Contents of the invention [0003] Aiming at the defects of the prior art, the present invention provides a full-chip simulation verification method, which reads in all configuration information through a configuration file, thereby realizing modification of the simulation configuration without recompiling the simulation environment, simplifying the configuration process, and shortening the simulation time , to improve verification efficiency. [0004...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityApplications(China)
IPC IPC(8): G06F30/398G06F115/02
CPCG06F30/398G06F2115/02
Inventor王克涛李风志姚香君
OwnerSHANDONG SINOCHIP SEMICON