Flow control type FIFO cache structure and method for uniformly configuring data significant bits

Abstract

The invention discloses a flow control type FIFO cache structure and method for uniformly configuring the data significant bits, and the structure comprises a first FIFO and a second FIFO, and the first FIFO and the second FIFO are jointly connected to a full-duplex mode configuration register which is used for selecting a full-duplex mode or a half-duplex mode. According to the invention, the data transmission efficiency with a host interface can be improved, the overhead of data integration through software is reduced, and the flow control mode of hardware management is designed, so that theoverflow phenomenon of FIFO is avoided.

Description

technical field [0001] The invention relates to the field of serial communication control, in particular to a flow control type FIFO buffer structure and method with uniform configuration of valid bits of data. Background technique [0002] In the field of serial communication control, FIFO is a ubiquitous basic structure used to cache parallel data interacted with the host. According to the actual application situation, the current FIFO bit width mainly has two forms: (1) The FIFO storage width is a standard eight-bit data byte. Under this structure, when the host performs a parallel data transmission, only one byte of data is valid, so the data transmission efficiency is low. For example, when the parallel data bit width of the host is 32 bits, only 8 bits of data are associated with the FIFO for each transmission, and the other 24 bits of data are wasted. Even if the host wants to send a 32-bit data, it still needs to perform Four transfers. (2) The FIFO storage width ...

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a flow-controlled FIFO cache structure and method in which data valid bits are uniformly configured to solve the problems existing in the existing FIFO structure. The present invention can improve the data transmission efficiency of the host interface and reduce The overhead of data integration, and the design of hardware-managed flow control mode to avoid FIFO overflow

Images