Polishing method
Patent Information
- Authority / Receiving Office
- US · United States
- Patent Type
- Applications(United States)
- Current Assignee / Owner
- TOGAWA TETABUJI
- Publication Date
- 2006-04-13
- Estimated Expiration
- Not applicable · inactive patent
Smart Images

Figure 1 
Figure 2 
Figure 3
Abstract
Description
[0001] This is a divisional of U.S. application Ser. No. 10 / 481,019, filed May 20, 2004, which was the National Stage of International Application No. PCT / JP03 / 04894, filed Apr. 17, 2003.TECHNICAL FIELD
[0002] The present invention relates to a polishing method, and more particularly to a polishing method for polishing a workpiece, such as a semiconductor wafer having a thin film formed on a surface thereof, to a flat mirror finish. BACKGROUND ART
[0003] In recent years, semiconductor devices have become more integrated, and structures of semiconductor elements have become more complicated. Further, the number of layers in multilayer interconnections used for a logical system has been increased. Accordingly, irregularities on a surface of a semiconductor device become increased, so that step heights on the surface of the semiconductor device tend to be larger. This is because, in a manufacturing process of the semiconductor device, a thin film is formed on the semiconductor device, ...