Cache access memory and method
A memory and cache technology, applied in the field of cache memory, can solve problems such as loss of content
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0018] The illustrative embodiments provide a mechanism for gating read access to any line in a cache access memory (eg, static random access memory (SRAM) based cache memory) that has been invalidated. When a read access to an invalid row is requested, the word line driver for that row will not be active. The bit line will stay at the precharge voltage and will consume very little bit line power. The actual value stored in the valid bit position still needs to be propagated to the output of the array, because the downstream logic needs the valid bit data to ignore the data returned from the array access of the invalid row.
[0019] figure 1 Provided is one example of a data processing environment in which a cache memory array may be utilized (ie, in a cache memory of a processor). figure 1 The presentation is provided merely as an example data processing environment in which aspects of the illustrative embodiments may be implemented, and is not intended to state or imply an...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com