Analog voltage subtracter circuit
A technology of simulating voltage and subtractor, applied in the direction of instruments, adjusting electrical variables, control/regulating systems, etc., can solve the problem of loss of amplification function of operational amplifiers, etc., to achieve the effect of good loop stability and easy compensation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0029] Please refer to Figure 4 , an analog voltage subtractor circuit, comprising a first voltage-to-current circuit connected to a first input voltage V1, a second voltage-to-current circuit connected to a second input voltage V2, a current mirror circuit and an output load circuit. The first input voltage V1 and the second input voltage V2 are voltages connected to the Rcs resistor at one end of the exciting inductance of the switching power supply circuit, and the first voltage V1 is greater than the second input voltage V2.
[0030] The first voltage-to-current circuit is used to convert the first input voltage V1 into the first current I1.
[0031] The first voltage-to-current circuit is composed of a first error amplifier EA1, a first NMOS transistor N1, and a first resistor R1. The first error amplifier EA1 adopts an NMOS transistor-input error amplifier. The positive input terminal of the first error amplifier EA1 is connected to the first resistor R1. An input volt...
no. 2 example
[0041] refer to Figure 5 , an analog voltage subtractor circuit, comprising: a first voltage-to-current circuit, a second voltage-to-current circuit, a current mirror circuit, an output load circuit, an output terminal, and a differential current mirror circuit. The first voltage-to-current circuit, the second voltage-to-current circuit and the current mirror circuit are the same and will not be described here.
[0042] The difference between the second embodiment and the first embodiment is that in the second embodiment, a differential current mirror circuit is added, and the output load circuit and the output terminal are respectively connected to the differential current mirror circuit. The differential current mirror circuit has a first mirror circuit composed of a third NMOS transistor N3 and a fourth NMOS transistor N4, and a second mirror circuit composed of a third PMOS transistor P3 and a fourth PMOS transistor P4. The third NMOS transistor N3 , the fourth NMOS tran...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


