Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.
18 results about "Subtractor" patented technology
Filter
Efficacy Topic
Property
Owner
Technical Advancement
Application Domain
Technology Topic
Technology Field Word
Patent Country/Region
Patent Type
Patent Status
Application Year
Inventor
In electronics, a subtractor can be designed using the same approach as that of an adder. The binary subtraction process is summarized below. As with an adder, in the general case of calculations on multi-bit numbers, three bits are involved in performing the subtraction for each bit of the difference: the minuend (Xᵢ), subtrahend (Yᵢ), and a borrow in from the previous (less significant) bit order position (Bᵢ). The outputs are the difference bit (Dᵢ) and borrow bit Bᵢ₊₁. The subtractor is best understood by considering that the subtrahend and both borrow bits have negative weights, whereas the X and D bits are positive. The operation performed by the subtractor is to rewrite Xᵢ-Yᵢ-Bᵢ (which can take the values -2, -1, 0, or 1) as the sum -2Bᵢ₊₁+Dᵢ.