Patents
Literature
Eureka-AI is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Eureka AI

280results about How to "Good compensation" patented technology

Impedance matching method for gold bonding wire

InactiveCN102393863AOvercoming the lack of cumbersome designThe design idea is simpleSpecial data processing applicationsSmith chartCompensation effect
The invention discloses an impedance matching method for a gold bonding wire. The method comprises the following steps: establishing a gold bonding wire model; extracting model parameters in a circuit application frequency band; causing the gold bonding wire model to be equivalent to a TT-shaped low-pass filter network; fitting equivalent network parameters by using the extracted model parameters; and introducing the extracted model parameters into a to-be-matched schematic diagram and adding a Smith chart matching control. In the Smith chart, 2-4 sections of micro-strip wires are serially connected so as to establish a matching network; a load impedance is converted into an actual impedance by first to second sections; the actual impedance is converted into a source impedance by a third section which is a Lambda/4 converting wire, thereby achieving impedance matching; and a fourth section is a gradual changing wire used for transition. The impedance matching method has the advantagesof simple design concept, easiness in application, capability of saving a circuit board space, small frequency limitation, wide frequency band width and excellent compensation effect. The impedance matching method is used for interconnecting monolithic microwave integrated circuits, coplanar waveguides, microwave transmission lines or RF (Radio Frequency) grounding sides.
Owner:XIDIAN UNIV

Flexible ground automatic neutral-section passing system of electrified railway

ActiveCN106218449AAdaptableLarge output capacityPower supply linesEngineeringElectric power
The invention discloses a flexible ground automatic neutral-section passing system of an electrified railway. The flexible ground automatic neutral-section passing system of the electrified railway comprises a train position recognition subsystem, an electric energy characteristic monitoring subsystem and a power regulation subsystem. The train position recognition subsystem is used for recognizing the position of a train on a railway line and providing the position for the power regulating subsystem. The electric energy characteristic monitoring subsystem is used for monitoring electric energy characteristics of all power supply sections of a railway power supply network, and providing the power characteristics for the power regulation subsystem. The power regulation subsystem comprises power regulating units. Each power regulating unit comprises a first power regulation arm and a second power regulation arm, wherein the first power regulation arm is connected with the first power supply section of the power supply network, and the second power regulation arm is connected with a neural section adjacent to the first power supply section. The flexible ground automatic neutral-section passing system of the electrified railway has the advantages that an electric locomotive can pass the neutral section safely and stably without reducing the load in an electrified mode, locomotive protection parameters do not need to be modified, and the adaptive capacity is high.
Owner:ZHUZHOU NAT ENG RES CENT OF CONVERTERS

Field programmable gate array (FPGA)-based temperature control and temperature compensation circuit device for silicon microgyroscope

InactiveCN103776469ALevel temperature control and temperature compensation with high sensitivityGood repeatabilityMeasurement devicesTemperature controlMicroheater
The invention discloses a field programmable gate array (FPGA)-based temperature control and temperature compensation circuit device for a silicon microgyroscope. The FPGA-based temperature control and temperature compensation circuit device comprises a microgyroscope integrated with a miniature heater and a temperature sensor, an interface circuit and an FPGA processing circuit; a temperature control loop, a drive control loop and a detection control loop are formed by mutual connection. The chip-level temperature control and temperature compensation of the silicon microgyroscope are achieved by using the temperature sensor and the miniature heater integrated inside the microgyroscope. The FPGA-based temperature control and temperature compensation circuit device has the advantages of high sensitivity, good repeatability, small inertia, high reliability of temperature information, small power consumption, high control accuracy and the like, the effect of temperature drift of an analogue circuit is reduced by an FPGA-based digital temperature control and temperature compensation platform, meanwhile, a digitalized platform is flexible to adjust parameters, and strong in function, kinds of complicated temperature control and temperature compensation algorithms can be flexibly achieved, and optimization of the performance of the system is facilitated.
Owner:SOUTHEAST UNIV

Frequency offset compensation in a digital frequency shift keying receiver

ActiveUS20050164639A1Simplifies and accelerates simulation based developmentSimplifies and accelerates and verificationDc level restoring means or bias distort correctionLine balance variation compensationEngineeringPeak value
A digital nonlinear adaptive mechanism for frequency offset compensation for use in a digital Frequency Shift Keying (FSK) receiver such as a Bluetooth GFSK receiver. The mechanism is intended to aid in the recovery of a frequency-modulated signal in the presence of an unknown additive frequency offset, which could be greater than the peak frequency deviation and which must be suppressed to enable proper data recovery in the receiver. The mechanism utilizes a demodulator to convert the frequency offset into a digitally represented DC level. This level is extracted by a non-linear estimator based on peak detectors and filters. Active suppression of the DC level is achieved by feed-forwarding the estimated value into a subtractor that removes it from the digital signal. A gear shift mechanism incorporated within the DC estimation block enables the dynamic control of the DC estimation process. Charge and discharge coefficients are configured dynamically to provide fast frequency offset compensation during the reception of the redundant header at the beginning of a packet and relatively slow frequency offset compensation during the subsequent reception of the payload portion of the packet, thus minimizing both the acquisition time and the payload's BER in the receiver.
Owner:TEXAS INSTR INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products