Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Verification method and device for multi-core system-on-a-chip

A multi-core system and verification method technology, applied in the field of chip verification, can solve the problems of high cost of hardware accelerators, poor flexibility, and inability to truly reflect the interaction between multi-core and other modules of the chip, etc.

Inactive Publication Date: 2016-05-18
青岛中星微电子有限公司
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] If a hardware accelerator is used, the simulation time can be controlled in the order of hours, but the cost of hardware accelerators is high, and there are usually only a few sets, which is not suitable for large-scale team verification
[0006] If the original single-core startup software is simply transplanted to the multi-core simulation platform, although the multi-core can run, the operation mode is quite different from the final product, which cannot truly reflect the interaction between the multi-core and other modules of the chip.
Moreover, this simulation method has poor flexibility and is not easy to create complex simulation scenarios

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification method and device for multi-core system-on-a-chip
  • Verification method and device for multi-core system-on-a-chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0046] In order to make the technical problems, technical solutions, and advantages to be solved by the embodiments of the present invention clearer, a detailed description will be given below with reference to the drawings and specific embodiments.

[0047] Such as figure 1 Shown here is a verification method for a multi-core system-on-chip according to the present invention, including:

[0048] Step 11. In the lightweight operating system of the multi-core system-on-chip platform, create a thread for each processing module of the multi-core system-on-chip to form a multi-thread;

[0049] This step is specifically: transplanting a lightweight operating system to a multi-core processor platform to use an improved lightweight operating system supporting multi-core for simulation.

[0050] Because of the lightweight operating system, each function can be used in accordance with software operations similar to real products to create complex multi-threaded scenarios. Moreover, because the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method and a device for validating a multi-core system level chip. The method comprises the steps of establishing a thread for each processing module of the multi-core system level chip in a lightweight level operation system of the platform of the multi-core system level chip, forming multiple threads, operating the multiple threads and performing simulation validation on the multi-core system level chip. The method and the device disclosed by the invention can perform flexible simulation on the multi-core system level chip.

Description

Technical field [0001] The invention relates to the field of chip verification, in particular to a verification method and device for a multi-core system-level chip. Background technique [0002] The flow of common application processor chips includes four stages: chip design, chip simulation verification, chip production, and product development. Among them, the chip simulation verification stage is mainly to discover and modify the problem of the chip. The product development stage is to port the operating system (such as android) to the chip platform, develop application software, and finally produce products such as tablets or smartphones. [0003] Today's application processors are increasingly using multi-core processors, such as ARM CortexA94 cores. The use of multi-core processors has a great impact on the simulation stage. It is necessary to give full play to the role of multi-core and discover the interaction problems between the multi-core processor and the various mod...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/455
Inventor 杨磊
Owner 青岛中星微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com