Multi-core processor

A multi-core processor, processor technology, applied in electrical digital data processing, instruments, data transformation and other directions, can solve the problem of sacrificing hard real-time performance

Pending Publication Date: 2020-04-21
广东嘉泰智能技术有限公司
View PDF17 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, most of the current multi-core processors sacrifice hard real-ti

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processor
  • Multi-core processor
  • Multi-core processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to make the purpose, technical solution and advantages of the present application clearer, the technical solution of the present application will be described in detail below. Apparently, the described embodiments are only some of the embodiments of this application, not all of them. Based on the embodiments in the present application, all other implementation manners obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present application.

[0033] Since the current multi-core processors are provided with multiple bus masters on the bus in order to make full use of the bandwidth, etc., the real-time performance is reduced, which is not conducive to the timely completion of services with high real-time performance requirements. Therefore, the embodiment of the present application provides a multi-core processor, which ensures its real-time performance without affecting efficiency and bandwidth utiliza...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a multi-core processor. The multi-core processor comprises a first processor, at least one first-class slave device connected with the first processor through an upper bus, a second processor and at least one second-class slave device connected with the second processor through a lower bus, wherein the upper bus is connected with the lower bus through a bilateral slave device; the first processor is a main device on the upper bus; and the second processor is the only main equipment on the lower bus. Because only one master device exists in the lower bus, the situation that a plurality of master devices compete for the bus, and a bus arbitration mechanism needs to be arranged in the bus to arbitrate the request for accessing the bus occupied by the plurality of master devices is avoided, and therefore the real-time performance in the lower bus environment is improved.

Description

technical field [0001] The present application relates to processor technology, in particular to a multi-core processor. Background technique [0002] A multi-core processor refers to the integration of two or more complete computing engines (cores) in one processor. At this time, the processor can support multiple processors on the system bus, and the bus controller provides all bus control signals and command signal. [0003] Multi-core processors can be classified into a symmetrical multi-processing (SMP) structure and an asymmetrical processing structure. A common symmetric processing structure can be as figure 1 As shown, a processor, direct memory access (direct memory access, DMA), flash memory (flash), static memory (static RAM, SRAM) and other external devices (referred to as peripherals) can be connected to the bus; the bus can be A simple bus can also be a matrix bus; the processor can also be connected to an interrupt controller. Among them, the processor and...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F15/173G06F13/40G06F13/28G06F5/06
CPCG06F15/17337G06F13/4031G06F13/4068G06F13/28G06F5/06
Inventor 黄燕平吴富林冯光展
Owner 广东嘉泰智能技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap