Discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for system on chip (SOC)

A coprocessor and status register technology, applied in the direction of electrical digital data processing, instruments, complex mathematical operations, etc., to achieve the effects of simple timing, reduced chip area, and reduced logic scale
CN101794276BInactive Publication Date: 2012-06-06东莞润风电子科技有限公司
3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
东莞润风电子科技有限公司
Publication Date
2012-06-06
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

The invention provides a discrete cosine transform (DCT)-inverse discrete cosine transform (IDCT) coprocessor suitable for a system on chip (SOC). The DCT-IDCT coprocessor consists of a CP-BRIDGE module, a random access memory (RAM) module, a control and state register, a DCT-IDCT two-dimensional computation module, a DCT-IDCT one-dimensional computation module, an input buffer, an output buffer,a clip computation module and an add computation module. The DCT-IDCT coprocessor is directly connected with a coprocessor interface of a central processing unit (CPU) without being additionally articulated with an advanced high-performance bus (AHB) or an advanced periphery bus (APB) so as to save the bus resource of a system to a certain degree; and an RAM, which is used for storing data to be processed and processing results, can multiplex with other coprocessor. The DCT-IDCT coprocessor has the advantages of small area, high speed, lower power consumption and the like by rationally multiplexing a multiplier and regulating cycles of operation.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a DCT_IDCT coprocessor, in particular to a DCT_IDCT coprocessor suitable for an SOC adopting an ARM core. Background technique

[0002] Today, with the rapid development of electronic products, higher requirements are put forward for the speed of video processing. One of the methods to improve the speed of video processing is video compression technology. occupies a high position.

[0003] The performance of the pure software DCT_IDCT algorithm is much worse. In order to improve the speed of the DCT_IDCT operation, it is usually necessary to design a special hardware acceleration circuit in the SOC (System on Chip, System on Chip) chip, using pure hardware or a combination of software and hardware. Reduce operation time.

[0004] The DCT_IDCT implementation method of pure hardware or a combination of software and hardware has high performance, but in actual applications, it is usually required that the circuit scale used to ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More